Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Blogs
Why Aerospace Semiconductor Designers Are Taking a Page from Their Automotive Friends
(Thursday, June 8, 2023)
Ethernet Time-Sensitive Network (TSN): Synopsys Verification Solution for Complex TSN Specifications
(Wednesday, June 7, 2023)
Synopsys Tapes Out SLM PVT Monitor IP on TSMC N5 and N3E Processes
(Wednesday, June 7, 2023)
Which IMG BXS GPU is right for your car?
(Tuesday, June 6, 2023)
Demanding Chip Complexity and Manufacturing Requirements Call for Data Analytics
(Monday, June 5, 2023)
From Silicon Design to End of Life - Mitigate Memory Failures to Boost Reliability
(Thursday, June 1, 2023)
Expanding the RISC-V Ecosystem, with PX5, IAR and SiFive
(Wednesday, May 31, 2023)
NOEL-V: A RISC-V Processor for High-Performance Space Applications
(Monday, May 29, 2023)
Total Compute Solutions (TCS23) provide the complete platform for mobile computing
(Monday, May 29, 2023)
Arm GPUs built on new 5th Generation GPU architecture to redefine visual computing
(Monday, May 29, 2023)
Arm Cortex-A720 and Cortex-A520 CPUs extend Armv9 benefits to all consumer device markets
(Monday, May 29, 2023)
Arm Cortex-X4 advances frontiers of CPU performance
(Monday, May 29, 2023)
What is AI Anomaly Detection and Why it needs Explainable AI (XAI)?
(Monday, May 29, 2023)
Gaming is Next Driver for Bluetooth Low Energy and LE Audio
(Monday, May 29, 2023)
Gaming is Next Driver for Bluetooth Low Energy and LE Audio
(Sunday, May 28, 2023)
Generative AI is changing the world - but can it continue to succeed with our current data infrastructure?
(Thursday, May 25, 2023)
Why we're the GPU of choice for RISC-V
(Thursday, May 25, 2023)
Designing Smarter Edge AI Devices with the Award-Winning Synopsys ARC NPX6 NPU IP
(Thursday, May 25, 2023)
Update: China may Win in AI Computing
(Wednesday, May 24, 2023)
New Synopsys Report Highlights Key Industry Insights on the Impact of Multi-Die Systems
(Wednesday, May 24, 2023)
No one-size-fits-all approach to RISC-V processor optimization
(Tuesday, May 23, 2023)
How does Post-Quantum Cryptography affect the TLS protocol?
(Tuesday, May 23, 2023)
Cadence Welcomes Pulsic, Ltd
(Tuesday, May 23, 2023)
Can the Semiconductor Industry Overcome Thermal Design Challenges in Multi-Die Systems?
(Tuesday, May 23, 2023)
Cadence Collaboration with Kudan and Visionary.ai Enables Rapid Deployment of VSLAM and AI ISP-Based Solutions
(Monday, May 22, 2023)
How Vehicle Design Is Influencing Processors
(Monday, May 22, 2023)
How Multi-Die Systems Create New Business Opportunities for Semiconductor Companies
(Monday, May 22, 2023)
Designing Chips in the Cloud: Four Key Takeaways from SNUG Silicon Valley 2023
(Monday, May 22, 2023)
Shifting left for success: Highlights from the Siemens EDA User 2 User conference
(Wednesday, May 17, 2023)
How Cloud IC Verification Reduced DRC Runtimes by 65%
(Wednesday, May 17, 2023)
Expanded access to Arm Virtual Hardware for the entire IoT ecosystem
(Thursday, May 11, 2023)
What Does the Future Hold for AI in Chip Design?
(Wednesday, May 10, 2023)
NAND Flash Memory - Key Element For Your Multi-Die Systems Verification - Part 1
(Tuesday, May 9, 2023)
How to Shift Left on Low-Power Design Verification, Early and Quickly
(Tuesday, May 9, 2023)
Pre and Post-Silicon Verification Have Never Been Closer! Leveraging Portable Stimulus for Automatic Test Equipment (ATE)
(Monday, May 8, 2023)
Synopsys Acquires Silicon Frontline Technology
(Monday, May 8, 2023)
An Introduction about ATPG in VLSI
(Friday, May 5, 2023)
Imparé Imparts Its Insights on Verification in the Cloud
(Thursday, May 4, 2023)
Low-Power IC Design: What Is Required for Verification and Debug?
(Wednesday, May 3, 2023)
How the CXL Standard Improves Latency in High-Performance Computing
(Wednesday, May 3, 2023)
RISC-V customization, HW/SW co-optimization, and custom compute
(Tuesday, May 2, 2023)
Moving AMBA forward with multi-chip and CHI C2C
(Tuesday, May 2, 2023)
How Chip Design Was Revolutionized by AI-Enhanced Game Play
(Tuesday, May 2, 2023)
RISC-V customization, HW/SW co-optimization, and custom compute
(Tuesday, May 2, 2023)
CEO Interview: Ravi Thummarukudy of Mobiveil
(Monday, May 1, 2023)
How Arm is making it easier to build platforms that support Confidential Computing
(Monday, May 1, 2023)
RISC-V's Worldwide Expansion and Andes Technology's Contribution
(Monday, May 1, 2023)
The Wonders of Machine Learning: Tackling Lint Debug Quickly with Root-Cause Analysis (Part 3)
(Monday, May 1, 2023)
Arm's prototype chips: What it means for the IC industry?
(Thursday, April 27, 2023)
Stormy Last Days At Arm Under Softbank Ownership
(Thursday, April 27, 2023)
|
Previous
|
18
|
19
|
20
|
...
|
Next
|
Previous
