Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Browse General Purpose Processor
AI Processor (8)
Audio Processor (2)
Building Blocks (66)
Coprocessor (32)
CPU (23)
DSP Core (15)
IoT Processor (3)
Microcontroller (44)
Processor Cores (45)
Security Processor (3)
Accelerator (21)
FFT (1)
Filter (4)
Finite Impulse Response (3)
Infinite Impulse Response (1)
Transform (9)
Other (23)
16-Bit (2)
24-Bit (1)
64-Bit (1)
Configurable (11)
16-Bit Microcontroller (3)
32-Bit Microcontroller (6)
8-Bit Microcontroller (26)
8051 Microcontroller (9)
32-Bit Microprocessor (40)
64-Bit Microprocessor (1)
8-Bit Microprocessor (4)
You must be registered with the D&R website to view the full search results, including:
Complete datasheets for
IP Core
products
Contact information for
IP Core
suppliers
Please
log in
here to your account.
New user ?
Signup here
.
11 IP
1
14.0
Tensilica FloatingPoint KP1/KP6 DSPs
High-performance DSPs designed for floating-point-centric processing with ultra-low energy and small area Cadence® Tensilica® FloatingPoint KP1/KP6...
2
14.0
Tensilica FloatingPoint KQ7/KQ8 DSPs
Super-high-performance DSPs specifically optimized for floating-point workload with exceptional PPA Cadence® Tensilica® FloatingPoint KQ7 and KQ8 D...
3
0.0
A configurable CPU for flexible software-defined functions
TES µEngine concept enables complex digital circuit tasks to be created as software-defined functions executed by mini-computers. Each task is assigne...
4
0.0
Tensilica ConnX 220/230
Ultra-high performance supports rich data types and accelerations for the computation needs in the compute chain of radar, lidar The Cadence Tensilic...
5
0.0
Tensilica HiFi 5s DSP
Performance leader melding AI/ML, audio/voice, and lightweight vision DSP performance with auto-vectorization for fast time to m Blending a neural ...
6
0.0
Tensilica MathX 110/130 DSPs
High-performance DSPs designed for floating-point-centric processing with ultra-low energy and small area Cadence® Tensilica® FloatingPoint KP1/KP6...
7
0.0
Tensilica MathX 230/240 DSPs
Super-high-performance DSPs specifically optimized for floating-point workload with exceptional PPA Cadence® Tensilica® FloatingPoint KQ7 and KQ8 D...
8
0.0
Tensilica Vision 331 DSP
512-bit SIMD, a single DSP for vision, radar, lidar, and AI. Offers up to 2.11 TOPS of performance The Cadence® Tensilica® Vision Q7 DSP delivers u...
9
0.0
Tensilica Vision 341 DSP
Built using 1024-bit SIMD, single DSP for vision, radar, lidar, and AI and offering up to 4.22 TOPS of performance The Cadence® Tensilica® Vision Q...
10
0.0
Merge Sort Core
This Merge Sort module is written in VHDL, capable of being used on any FPGA/ASIC architecture....
11
0.0
Complex DSP Engine Core
This is a configurable complex DSP core for signal processing application on programmable logic devices. The core can be configured to perform some of...
