Design & Reuse
arrow AMBA AHB / APB/ AXI (186)
arrow CXL (19)
arrow D2D (57)
arrow Gen-Z (6)
arrow HDMI (86)
arrow I2C (99)
arrow Interlaken (2)
arrow MIL-STD-1553 (3)
arrow MIPI (487)
arrow Multi-Protocol PHY (31)
arrow PCI (223)
arrow RapidIO (6)
arrow SAS (5)
arrow SATA (74)
arrow Serdes (92)
arrow Smart Card (3)
arrow USB (393)
arrow V-by-One (22)
arrow VESA (78)
arrow Other (27)
1899 IP
1401
0.0
SENT/SAE J2716 Controller
The CSENT core implements a controller for the Single Edge Nibble Transmission (SENT) protocol. It complies with the SAE J2716 standard and also the i...
1402
0.0
SerDes PHY IP(12nm, 14nm, 22nm, 28nm)
M31 SerDes PHY IP provides high-performance, multi-lane capability and low power architecture for the high-bandwidth applications. The SerDes IP suppo...
1403
0.0
VESA DSC (Display Stream Compression) 1.2b Video Decoder
...
1404
0.0
VESA DSC (Display Stream Compression) 1.2b Video Encoder
...
1405
0.0
VESA DSC 1.2b Decoder IP Core for Xilinx FPGAs
...
1406
0.0
VESA DSC 1.2b Encoder for Xilinx FPGAs
...
1407
0.0
VESA DSC Decoder IP
DSC DECODER core is compliant with standard VESA Display Stream Compression version 1.1/1.2/1.2a. Through its compatibility, it provides a simple inte...
1408
0.0
VESA DSC Encoder IP
DSC ENCODER core is compliant with standard VESA Display Stream Compression version 1.1/1.2/1.2a. Through its compatibility, it provides a simple inte...
1409
0.0
VESA DSC V1.2 Decoder
Arasan’s VESA DSC v1.2 decoder IP core compresses high-definition streams in real time at resolutions ranging from 480 to 8K. The core supports 8, 10,...
1410
0.0
VESA DSC V1.2 Encoder
The Arasan’s VESA DSC v1.2 Encoder IP core compresses high-definition streams in real time at resolutions ranging from 480 to 8K. The core supports 8,...
1411
0.0
VESA VDC-M V1.2 Encoder
Embrace the future of digital media with Arasan's VESA VDC-M v1.2 Encoder. Our groundbreaking product revolutionizes video compression technology, off...
1412
0.0
JESD204b Deser PHY GF 22FDX/ GF 22FDX-PLUS
InCirT offers Deserializer PHY that is implemented in Global Foundries 22FDX CMOS technology. The IP macro offers 2x lanes with data rates from 6.375 ...
1413
0.0
JESD204b Ser PHY GF 22FDX/ GF 22FDX-PLUS
InCirT offers Serializer PHY that is implemented in Global Foundries 22FDX CMOS technology. The IP macro offers 1x lane with data rates from 6.375 Gbp...
1414
0.0
UFS 3.1 Host Controller compatible with M-PHY 4.1 and UniPro 1.8
The Arasan UFS Host -UniPro IP is a simple, high performance, serial interface used primarily in mobile systems between host processing and NVM mass s...
1415
0.0
UFS Device IP
The SmartDV UFS DEVICE IP Core is full-featured, easy-to-use, synthesizable design that is easily integrated into any SoC or FPGA development. The UFS...
1416
0.0
8G Multiprotocol Serdes IP, Silicon Proven in SMIC 14SF+
High performance SERDES IP designed for chips that perform high bandwidth data communication while operating at low power consumption....
1417
0.0
IGASERT08A, Derivative IP of IGPSERT12A Lane-based 1 - 12.5 Gbps Enterprise Multi-Standard SerDes
The GUC's EMS-PHY SerDes supports multiple high speed wire-line communication standards. Supported standards include 1GE, XAUI, RXAUI, XFI, 10GBase-KR...
1418
0.0
RGB to CCIR 601 / 656 Encoder
The Digital Blocks DB1892AXI RGB to CCIR 601 / CCIR 656 Encoder interfaces RGB data along with synchronization signals from a LCD Controller such as D...
1419
0.0
SGMII PHY
The Innosilicon SGMII PHY is a highly programmable module that processes high-speed serial data to parallel data compatible with the IEEE802.3 1000BAS...
1420
0.0
AHB 4 Channel DMA Controller
The DMA is a multiple-channel direct memory access controller. The DMA IP Core is a Verilog HDL design that can be used in ASIC, Structured ASIC and F...
1421
0.0
AHB AES with DMA
The Advanced Encryption Standard (AES) IP Core is a complete hardware implementation encryption/decryption algorithm described in the U.S. Government ...
1422
0.0
AHB Arbiter IP
SmartDV's AHB Arbiter IP is a silicon-proven solution that efficiently manages multiple AHB master interfaces competing for bus access in AMBA® AHB-ba...
1423
0.0
AHB Channel with Decoder and Data Mux
The AHB Channel provides the necessary infrastructure to connect as many as 7 AHB Slaves (numbered 1-7) to an AHB bus Master. The AHB Channel perform...
1424
0.0
AHB Decoder IP
SmartDV’s AHB Decoder IP core is a silicon-proven solution designed to simplify address decoding and routing within AMBA-based SoC architectures. It e...
1425
0.0
AHB External Bus Interface
The AHB External Bus Interface (EBI) allows a CPU or AHB Master (such as a DMA core) to transmit and receive data to an external device such as an ext...
1426
0.0
AHB Lite to AXI Bridge
The AHB Lite to AXI Bridge translates an AHB Lite bus transaction (read or write) to an AXI bus transaction. It is expected that the AXI clock and the...
1427
0.0
AHB Low Power Subsystem - ARM Cortex M0
The AHB Low Power Subsystem is an AMBA® based system that is useful as the basic digital infrastructure for building low power SOCs. The subsystem co...
1428
0.0
AHB Multilayer Interconnect
The AHB-MLIC is a multi-layer AMBA® AHB bus fabric connecting an arbitrary number of bus masters to an arbitrary number of slaves. The multilayer fa...
1429
0.0
AHB Multilayer Interconnect IP
SmartDV’s AHB Multilayer Interconnect IP is a silicon-proven, high-throughput solution designed to manage complex on-chip communication in SoC designs...
1430
0.0
AHB Performance Subsystem - ARM Cortex M0
The AHB Performance Subsystem is an AMBA® based system that is useful as the digital infrastructure for building low power SOCs needing additional per...
1431
0.0
AHB Performance Subsystem - ARM Cortex M3
The AHB Performance Subsystem is an AMBA® based system that is useful as the digital infrastructure for building low power SOCs needing additional per...
1432
0.0
AHB Secure Subsystem - ARM Cortex M3
The Silvaco Secure AHB Performance Subsystem is a high-performance AHB subsystem that allows for a high level of hardware and software security. It in...
1433
0.0
AHB Single Channel DMA Controller
The DMA is a configurable single channel direct memory access controller. The DMA IP Core is a Verilog HDL design that can be used in ASIC, Structured...
1434
0.0
AHB Slave to SPI Master
The AHB-Lite to SPI Bridge is used to translate 32-bit AHB-Lite Writes and Reads to Writes and Reads over a SPI interface. A custom 32-bit protocol i...
1435
0.0
AHB Subsystem
The AHB-SBS is an integrated, verified, AMBA® 3.0 interconnect and peripherals subsystem ready for embedded applications using processors with AHB bus...
1436
0.0
AHB To APB Bridge IP
SmartDV’s AHB to APB Bridge IP is a high-performance solution that enables seamless communication between the high-speed AMBA AHB bus and the low-powe...
1437
0.0
AHB to APB Bus Bridge
The AHB to APB Bridge translates an AHB bus transaction (read or write) to an APB bus transaction. This is accomplished via two small state machines ...
1438
0.0
AHB-Lite to AHB-Lite Asynchronous Bridge
The AHB-Lite to AHB-Lite Asynchronous Bridge translates an AHB-Lite bus transaction (read or write) on one clock domain to an AHB-Lite bus transacti...
1439
0.0
AHB/AXI4-Lite to AXI4-Stream Bridge
The MM2ST IP core bridges the streaming interfaces of a peripheral or accelerator to a memory-mapped AMBA® AHB or AXI4-Lite bus. Designed for ease ...
1440
0.0
PHY for PCIe 5.0 and CXL for TSMC
Cadence 32G NRZ multi-protocol PHY The Cadence® 32/25Gbps Multi-Link and Multi-Protocol PHY IP for TSMC is a high-performance SerDes operating from 1...
1441
0.0
PHY for PCIe 6.0 and CXL for Samsung
Most advanced PHY and Controller for HPC, AI/ML, Data communications, networking, and storage systems The Cadence® PHY IP for PCI Express® (PCIe®) 6....
1442
0.0
PHY for PCIe 6.0 and CXL for TSMC N4P/N5P
Most advanced PHY and Controller for HPC, AI/ML, Data communications, networking, and storage systems The Cadence® PHY IP for PCI Express® (PCIe®) 6....
1443
0.0
PHY for PCIe 7.0 and CXL for TSMC N3E/N3P
Most advanced PHY and Controller for HPC, AI/ML, Data communications, networking, and storage systems The Cadence® PHY IP for PCI Express® (PCIe®) 7....
1444
0.0
PHY IP for PCIe 6.0 on TSMC N5
The multi-channel Synopsys PHY IP for PCI Express (PCIe) 6.0 meets today’s demands for higher bandwidth and power efficiency across network interface ...
1445
0.0
Video-by-One Receiver IP_16ch
This document introduces the low power Innosilicon Video-by-One (VBO) Receiver IP containing PHY and controller. Innosilicon VBO RX is designed for re...
1446
0.0
Video-by-One Transmitter IP_8ch
Innosilicon VBO TX IP is designed for transmitting video data from a video source device to a display device. It is compatible with V-By-One HS 1.4 st...
1447
0.0
High Speed Access & Test IP PCIE Version
High speed access for test and in-chip sensor & monitor data throughout the silicon lifecycle. Within the SiliconMAX Platform, High-Speed Access & Tes...
1448
0.0
High Speed Access & Test IP USB Version
High speed access for test and in-chip sensor & monitor data throughout the silicon lifecycle. Within the SiliconMAX Platform, High-Speed Access & Tes...
1449
0.0
Digital FIR filter with APB interface
The eSi-FIR core provides an interface to filter and decimate time interleaved multi-channel data....
1450
0.0
Digital IIR filter with APB interface
A range of 5th to 11th order digital IIR filters for conditioning and optionally decimating data from an external source and to DMA the output into pr...