Numem exhibits and presents at MRAM Developer Day
Sunnyvale, Calif, August 2, 2018 – Numem (formerly known as NVMEngines, Inc.), will be presenting and exhibiting at the MRAM Developer Day, on August 6, 2018 at the Santa Clara Convention Center in Santa Clara.
Nilesh Gharia, Numem’s Founder & CTO, will chair the Plenary Session on ‘State of MRAM today’.
Jack Guedj, Numem’s CEO, will participate in the panel discussion on ‘MRAM in 2024’.
Numem has developed high performance and low power Memory IP cores based on MRAM and Design Automation Tools for integration into SoCs. These Memory IP Cores boast state-of-theart performance and can replace both SRAM and eFlash in applications such as low power IoT in, AI, Robotics and Automotive. MRAM based IP cores are expected to evolve with the process technology and bring strong power/performance/cost benefits, promising to replace embedded flash and SRAMs in many SoCs over time.
Numem will be exhibiting from 9:00 am to 5:00pm, demonstrating the results from its one of its MRAM Memory IP test chip.
WHERE:
Santa Clara Convention Center, Santa Clara
5001 Great America Parkway, Santa Clara, USA https://www.mramdeveloperday.com/English/Conference/Conference_Info.html
About Numem
Numem (formerly NVMEngines) is a leading provider of advanced memory products based on MRAM/ReRAM. Numem leverages its 50+ years experience in MRAM/ReRAM memory design and Design Automation Tools and test results from its multiple test chips. Numem’s patented technology provides best in class power, area, performance and product robustness to the memory industry, enabling secure, low-power and high-density storage with complete solutions from Silicon to Software. Visit our website http://www.numem.com or contact us at sales@numem.com.
|
Related News
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |