Creonic joins partnership with the University of Bremen to expand the development of Artificial Intelligence
Kaiserslautern, Germany, July 6, 2020 – Together with 5 other partners, including Nokia, research is being conducted into radio communications with artificial intelligence. The project is called FunKI.
The goal of FunKI is the development and testing of adaptable machine-learning algorithms in communications systems, which efficiently and sustainably use existing resources and are based on the 5G system specifications. The project includes the design of the algorithms as well as the concrete feasibility/implementation as hardware. Creonic will contribute its know-how in hardware development of application specific microchip design with a focus on the development of a demonstration platform for research in FunKI. Creonic plans to further develop the designed circuits and software to extend its product portfolio in the area of IP cores.
About Creonic
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC, Turbo, Polar), modulation, and synchronization. The company offers the richest product portfolio in this field, covering standards like 5G, 4G, DVB-S2X, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance.
For more information please visit our website at www.creonic.com.
|
Creonic Hot IP
Related News
- Prophesee, DMP partner to accelerate development of embedded machine vision and artificial intelligence (AI) applications using Event-Based Vision approach
- Gowin Semiconductor Adds Ubuntu Support to their Gowin EDA FPGA Software for Improved Artificial Intelligence and IoT Development Toolchain Integration
- Creonic Joins Aldec UNITE Partner Programme and Accelerates the Development of its IP Cores with Aldec Linting and Advanced Verification Tools
- Cornell Tech Joins BrainChip University AI Accelerator Program
- Ceva Joins Arm Total Design to Accelerate Development of End-to-End 5G SoCs for Infrastructure and NTN Satellites
Breaking News
- After TSMC fab in Japan, advanced packaging facility is next
- A System On Module (SoM) developed by Electra IC: BitFlex-SPB-A7 FPGA SoM
- Weebit Nano to demo its ReRAM technology on GlobalFoundries' 22FDX® platform
- SoC Secure Boot Hardware Engine IP Core Now Available from CAST
- QuickLogic and Zero-Error Systems Partner to Deliver Radiation-Tolerant eFPGA IP for Commercial Space Applications
Most Popular
- Former Moortec executives create chip monitor startup
- PrimisAI Unveils Premium Version of RapidGPT, Redefining Hardware Engineering
- Arteris Expands Ncore Cache Coherent Interconnect IP To Accelerate Leading-Edge Electronics Designs
- Arm Announces New Automotive Technologies to Accelerate Development of AI-enabled Vehicles by up to Two Years
- Arm's Broadest Ever Automotive Enhanced IP Portfolio Designed for the Future of Computing in Vehicles
E-mail This Article | Printer-Friendly Page |