November 10, 2020 -- Graphcore has used a range of technologies from Mentor, a Siemens business, to successfully design and verify its latest M2000 platform based on the Graphcore Colossus™ GC200 Intelligence Processing Unit (IPU) processor.
Integrating 59.4 billion transistors on a single 823sqmm die and manufactured on TSMC’s 7nm processes, Graphcore’s second-generation IPU is one of the most complex processors ever made. To tackle this design challenge, Graphcore leveraged multiple Mentor solutions to handle a range of critical tasks including circuit verification, PCB design, protocol verification, thermal analysis, design-for-test (DFT) and bring-up of the state-of-the-art AI processor.
“Mentor’s extremely comprehensive portfolio of world-class IC and PCB design automation tools delivered the capacity, innovation, IP and trusted flows we needed for a design of this magnitude,” said Phil Horsfield, vice president of Silicon at Graphcore. “The performance and capacity of Mentor’s solutions allowed us to optimize the entire electronics system and focus on our differentiating IP, which helped us deliver a truly unique and compelling end-product.”
To deliver its second-generation IPU, Graphcore used Mentor tools including:
- The industry-leading Calibre® platform, which includes Calibre nmDRC, the industry-leading physical verification solution, and Calibre nmLVS, the industry-leading circuit verification solution, both of which helped Graphcore support design intent for its second-generation device. Graphcore also used Calibre YieldEnhancer, featuring SmartFill, to control design planarity and help reduce turnaround time across multiple design iterations.
- The Questa™ Verification IP solution for PCI Express 4.0, used to verify the Graphcore IPU’s PCIe Gen4, Ethernet and AMBA interconnect I/O busses. Questa technology provides a comprehensive verification solution for high-speed interconnects, and includes models, coverage, checkers, sequences, and test plans.
- The Tessent™ software DFT platform, which helped Graphcore address a broad spectrum of DFT challenges associated with producing a device of the size and complexity of the Colossus GC200 IPU. Using Tessent SiliconInsight™ software for benchtop testing, Graphcore validated all onboard logic BIST, ATPG and memory BIST elements well ahead of schedule.
- To develop the M2000 platform around the Colossus processors, Graphcore is leveraging Mentor solutions to address important power and thermal management challenges posed by such a dense design, enabling them to optimize performance and dramatically reduce design cycles. Graphcore designed the PCBs using Mentor’s Xpedition™ software concurrent team design platform, and verified the system for performance and manufacturability during the PCB design process with Mentor’s HyperLynx™ software DRC, Valor™ software NPI, and Simcenter™ Flotherm™ software.
“Demand for increasingly sophisticated AI chips is driving the industry’s top EDA software providers to enhance the capacity and scalability of their offerings across the entire design flow,” said Adrian Buckley, vice president, Europe for Mentor. “Customers like Graphcore are turning to Mentor’s highly advanced tools to help bring their products to market. Mentor is pleased to have played such a significant role in development of Graphcore’s ColossusGC200 IPU, which is one of the largest and most advanced AI platforms ever developed.”
About Mentor Graphics
Mentor Graphics Corporation, a Siemens business, is a world leader in electronic hardware and software design solutions, providing products, consulting services, and award-winning support for the world’s most successful electronic, semiconductor, and systems companies. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. Web site: http://www.mentor.com.