Esperanto Technologies Unveils Energy-Efficient RISC-V-Based Machine Learning Accelerator Chip
Esperanto’s Inference Accelerator Delivers Industry-Leading Performance per Watt for ML Recommendation Workloads
MOUNTAIN VIEW, Calif., August 24, 2021 – Esperanto Technologies™, a developer of high-performance, energy-efficient machine learning (ML) inference accelerators based on the RISC-V instruction set, today announced that company founder and executive chairman Dave Ditzel will reveal new details of the company’s new ET-SoC-1 “supercomputer-on-a-chip” at the Hot Chips 33 conference on August 24, 2021, at 8:30 AM Pacific time. Featuring over a thousand RISC-V custom processor cores, Esperanto’s ML inference accelerator is designed to be the highest performance commercial RISC-V chip.
Designed to meet the high-performance but still air-cooled, low-power requirements of large-scale datacenter customers, Esperanto’s RISC-V-based inference chip is a general purpose, parallel processing solution that can accelerate many parallelizable workloads. The Esperanto chip is designed to operate at under 20 watts in order to fit within enterprise customers’ demanding system power constraints. The chip includes over a thousand energy-efficient RISC-V, ET-Minion™ processor cores each with its own custom vector / tensor unit, four high performance out-of-order RISC-V, ET-Maxion™ processor cores, and a high-performance memory system.
The Esperanto chip is designed to excel at machine learning recommendation models, one of the most important types of AI workloads in many large datacenters. Additional details about the new chip will be provided at the Hot Chips 33 Conference.
The company also announced that it expects to begin an Early Access Program for qualified customers later this year.
“I’m impressed with the energy efficiency and memory bandwidth of this new AI chip, which is the first and fastest RISC-V design we have seen for high-performance data center workloads” said Karl Freund, founder and principal analyst at Cambrian AI Research. “In addition, there are significant benefits to the programmer of using standard RISC-V cores, including flexibility and the ability to easily optimize code.”
“Esperanto’s chip is focused on high throughput with energy efficiency,” said Rich Wawrzyniak, principal market analyst at Semico Research Corporation. “With so many RISC-V cores operating in unison, the ability to process very large models operating using their low-voltage approach really delivers on the performance per watt.”
Presentation: “Accelerating ML Recommendation with Over a Thousand RISC-V / Tensor Processors on Esperanto’s ET-SoC-1 Chip”
When: August 24, 2021 at 8:30AM.
Where: Virtual event, online.
Agenda: https://www.hotchips.org/advance-program/
About Esperanto Technologies:
Esperanto Technologies develops high-performance, energy-efficient computing solutions for Artificial Intelligence / Machine Learning based on the open standard RISC-V instruction set architecture. Esperanto is headquartered in Mountain View, California with engineering sites in Portland, Oregon, Barcelona, Spain, and Belgrade, Serbia. For more information, please visit https://www.esperanto.ai/
|
Related News
- Esperanto Technologies Plans Energy-Efficient Chips for Artificial Intelligence and Machine Learning, based on the open RISC-V standard
- Arteris Selected by Esperanto Technologies to Integrate RISC-V Processors for High-Performance AI and Machine Learning Solutions
- Esperanto Technologies to Reveal Chip with 1000+ Cores at RISC-V Summit
- Customisable wireless medical sensor chip with machine learning accelerator enables mass market advanced medical and vital-sign monitors
- SiFive Announces First Open-Source RISC-V-Based SoC Platform With NVIDIA Deep Learning Accelerator Technology
Breaking News
- Crypto Quantique publishes independent cetome analysis on streamlining CRA compliance with the QuarkLink security platform
- DVB-S2X Wideband LDPC/ BCH Encoder FEC IP Core Available For Licensing and Integration From Global IP Core
- Alphawave Semi Delivers Foundational AI Platform IP for Scale-Up and Scale-Out Networks
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
Most Popular
- BrainChip Gives the Edge to Search and Rescue Operations
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- ASML targeted in latest round of US tariffs
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |