Corigine Brings Prototyping And Emulation Acceleration To The Desktop With MimicTurbo GT Card
SANTA CLARA, Calif. --Nov. 8, 2021 -- Corigine today announced sample availability of its MimicTurbo GT card based on the Xilinx UltraScale+ VU19P FPGA. The card along with the Corigine MimicTurbo prototyping software solution simplifies the deployment of FPGA based prototyping at the desktop, thus greatly accelerating silicon verification and pre-silicon software development at semiconductor companies.
"The simplicity with which the MimicTurbo GT cards can be deployed hastens software and silicon development and verification," said Corigine CEO Sheng Lu, "The MimicTurbo GT card extends the growing Corigine EDA family that is designed to bridge the gap between software and hardware verification tools, without breaking the bank," he added.
The Corigine MimicTurbo GT offers automated FPGA partitioning and interconnect while leveraging the high-speed Xilinx GT (GigaHertz Transceiver) I/O connection between multiple FPGAs. "The Xilinx FPGAs make it possible for Corigine to deliver multi-gigabits per second performance with its MimicTurbo GT prototyping cards while offering the deployment simplicity of a standard PCI Express platform," said Chris Stinson, senior director of Test, Measurement and Emulation Markets at Xilinx. "By innovatively utilizing the high-speed GT I/O of the Xilinx UltraScale+ FPGAs, the MimicTurbo GT cards fully demonstrate the amazing flexibility and ease of cable free interconnect of multiple VU19P FPGAs."
The Corigine MimicTurbo GT card can be deployed in a 16-lane PCI Express slot and supports 64 GTY transceivers (16 Quads) along with the essential I/O interfaces and includes FMC and FMC+ connectors. The Corigine MimicTurbo GT cards support up to 48 million ASIC gates each and can be configured to operate with additional connected MimicTurbo GT cards. Bundled with the MimicTurbo software, the solution delivers the best-in-class automated partitioning for larger System-on-Chip designs. The MimicTurbo software leverages the Xilinx VU19P HSTPM IP for extraordinarily low latency with I/O pin-muxing across transceivers, delivering an ingeniously high-performance partitioning implementation.
The Corigine EDA tools have been architected to address the needs of the coming generations of SOCs for AI, Automotive, Communication, Processing, Vision, and upcoming applications in silicon. The Corigine MimicTurbo GT solution is designed for deployment in the enterprise as well as over the cloud.
Availability
Corigine is announcing MimicTurbo GT samples availability in December 2021. Additional information is available at www.corigine.com/EDA.
About Corigine
Corigine is a fabless semiconductor company that designs and delivers leading edge I/O and networking products, IPs and EDA solutions. Founded in 2015, the company has R&D centers and sales offices worldwide including Santa Clara, Shanghai, Nanjing, London and Cape Town. The company is led by a team of renowned silicon professionals that have pioneered generations of innovations in the semiconductor industry.
|
Corigine Inc. Hot IP
- USB 3.1 SuperSpeed PC Host Controller (USB-IF Certified)
- USB 3.1 SuperSpeed+ (Gen2) PC Host Controller (USB-IF Certified)
- USB 3.1 SuperSpeed Device Controller (USB-IF Certified)
- USB 3.1 SuperSpeed+ (Gen2) Device Controller (USB-IF Certified)
- USB 3.1 SuperSpeed+ (Gen2) Dual-Role Device Controller (USB-IF Certified)
Related News
- Corigine Delivers a Next-Generation Prototyping System for ASIC and Pre-Silicon Software Development
- Xilinx Announces the World's Largest FPGA Featuring 9 Million System Logic Cells
- Aldec unveils Xilinx UltraScale FPGA-based prototyping board enabling Simulation Acceleration and Emulation with the latest release of HES-DVM
- Xilinx Advances State-of-the-Art in Integrated and Adaptable Solutions for Aerospace and Defense with Introduction of 16nm Defense-Grade UltraScale+ Portfolio
- DINI Group announces immediate availability of the DNVUPF4A - Prototyping for 5G
Breaking News
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- OPENEDGES Technology Achieves ISO 26262 ASIL-B Certification
- Xylon's Updated logiHSSL IP Core Seamlessly Connects Infineon AURIX Microcontrollers with AMD Adaptive SoCs and FPGAs
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
Most Popular
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- NVMe Updates Expand Discoverability, Security
- BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Boosting Efficiency and Reducing Costs: Silvaco's Approach to Semiconductor Fabrication
E-mail This Article | Printer-Friendly Page |