14-bit, 4.32Gsps Ultra high speed Wideband, Time-Interleaved Pipeline ADC IP Cores available for license to customers for wide range of applications
June 8, 2022 – T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the availability of its’ partners silicon and production proven 14-bit Wideband Time-Interleaved Pipeline ADC IP cores supporting 4.32 Gsps sampling speed in 28nm FDSOI process with full modification rights and unlimited usage.
The 14-bit, 4.32Gsps Pipeline ADC IP Cores is extracted from a production chipset, supporting 60dB Signal to Noise Ratio (SNR) with an input frequency ranging from 54MHz to 1.7GHz, that covers a wide range of applications ranging from Audio Applications, Microcontrollers, to High-speed STB, Wi-Fi and Automotive, Radar and 5G applications.
The ADC IP Cores includes two internal power supply regulators (LDO) for the analog part:
- A 1.1v LDO with external decoupling capacitor to reach a high-power rejection ratio,
- A 1.5v LDO with internal capacitor for the input buffer and biasing
The digital part is supplied by the external 1.0V.
Pipeline ADC IP Cores is a mixed-signal system, which consists of sample and hold amplifier (SHA), multiplying digital-to-analog Converter (MDAC) and bandgap voltage reference, comparator, switch-capacitor circuits and biasing circuits. This project set up a pipeline ADC IP Cores design flow. It links all the specifications between the system levels and circuit levels together. With this design flow, if the overall ADC IP Cores specifications are given, such as resolution, sampling rate, voltage supply and input signal range, all the sub-block circuitry specifications are achieved.
A pipeline ADC IP Cores consists of several consecutive stages. The differential structured first stage evaluates the most significant bit (MSB) value and then conditions the signal and passes it on to the next stage for an MSB-1 conversion. Each stage executes its operation concurrently with other stages.
T2M’s broad Wireless IP cores also includes Bluetooth Dual mode v5.2 RF Transceiver IP Cores in 22nm ULL, BLE v5.2 / 15.4 (0.5mm2) RF Transceiver IP Cores in 40/55nm, NB-IoT/Cat M UE RF Transceiver IP Cores in 40ULP, Sub6 GHz RF Transceiver IP Cores, all can pe ported to other nodes and foundries as per the customer requirements.
Availability:
These Analog Data convertors IP cores are available for immediate licensing. For further information on licensing options and pricing please drop a request at: contact.
About T2M:
T2M-IP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com
|
T2M Hot IP
- Bluetooth Dual Mode v5.4 / IEEE 15.4 PHY/RF IP in TSMC22nm ULP
- GNSS Ultra low power (GPS, Galileo, GLONASS, Beidou3, QZSS, IRNSS, SBAS) Digital ...
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 28HPC+
- DVB-S2X WideBand Demodulator & Decoder IP (Silicon Proven)
- MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP
Related News
- 14-bit, 4.32GSps Wide Band ADC with Time-Interleaved Pipeline Architecture, Now Available for WhiteBox Licensing - Unlimited Usage and Modification Rights Included
- Elevate the performance of your Automotive Application by integrating the IP cores of a 14-bit wideband Time-Interleaved Pipeline Data Converters
- Silicon qualified, Ultra-low power Analog Data-Convertors IP Cores (ADCs) available for license to the customers for wide range of IoT applications
- Ultra-high-speed 14-bit at 4.32Gbps ADC IP Cores are available for licensing, with increased accuracy and high sampling rate for a variety of applications
- Enhance your Automotive Application with 14-bit wideband Time-Interleaved Pipeline Data converter's IP cores
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |