Alphawave IP Announces Availability of Two New Interconnect IP Products in TSMC Advanced Processes
New products expand and extend Alphawave technology leadership in chiplets and optical solutions
LONDON, United Kingdom, and TORONTO, Ontario, Canada June 13, 2022 –Alphawave IP (LN:AWE), a global leader in high-speed connectivity for the world’s technology infrastructure, is pleased to announce availability of two new Interconnect IP’s to their product portfolio. AresCORE16 is a Die-to-Die parallel interface that further extends Alphawave’s chiplet leadership by enabling a new generation of chiplet products. OptiCORE100 is a 112Gbps PAM4 optical Serialiser-Deserialiser (“SerDes”) that enables direct drive of optics and includes advanced DSP techniques for receiving optical waveforms.
Tony Pialis, President and Chief Executive Officer of Alphawave stated, “The addition of AresCORE16 and OptiCORE100 bring very exciting new opportunities for Alphawave IP to continue to help our customers solve the increasingly complicated connectivity challenges. AresCORE16 Die-to-Die IP is a key connectivity technology that enables the future of 2.5D and 3D packaging for the emerging Chiplet market and supports new and emerging standards, such as uCIE, Bunch of Wires (BOW), Open-HBI, and others for Die-To-Die interfaces. OptiCORE100 solves the unique challenges of electrical to optical communications in marketing leading power, performance, and area. Optical and Chiplet interface IPs are critical to deliver next generation connectivity within our data centers.”
Tony Chan Carusone, Chief Technology Officer of Alphawave stated, “All of our silicon IPs leverage the power of Digital Signal Processing (“DSP”), which makes high performance connectivity much more reliable at very high speeds like 224Gbps and beyond. We constantly push the barrier of performance, power and silicon area with our connectivity IPs, and by leveraging our advanced DSP architectures, we can deliver the maximum benefits to our customers on leading edge TSMC N7, N5, N4, and N3 processes.”
Alphawave IP’s portfolio of connectivity IPs, including PCIe Gen6, CXL 3.0 and 800G Ethernet PHYs, are available for licensing and delivery now on TSMC N12, N7, N6, N5, N4 and N3 processes. Alphawave IP’s newest IP offerings, AresCORE16 and OptiCORE100 are available now for design starts on TSMC N5 and N4 processes.
About Alphawave IP
Faced with the exponential growth of data, Alphawave’s technology services a critical need: enabling data to travel faster, more reliably and with higher performance at lower power. Alphawave is a global leader in high-speed connectivity for the world’s technology infrastructure. Our IP solutions, therefore, meet the needs of global tier-one customers in data centers, compute, networking, AI, 5G, autonomous vehicles, and storage. Founded in Toronto, Canada in 2017, by an expert technical team with a proven track record in licensing semiconductor IP, our mission is to focus on the hardest-to-solve connectivity challenges. To find out more about Alphawave IP, visit: awaveip.com
|
Search Silicon IP
Alphawave Semi Hot IP
Related News
- Alphawave IP Announces Immediate Availability of Advanced PCIe Gen1-5 PHY on TSMC's 7nm process
- Synopsys and TSMC Advance Analog Design Migration with Reference Flow Across Advanced TSMC Processes
- Synopsys SiliconSmart Library Characterization Solution Achieves Certification for TSMC N5, N4 and N3 Advanced Processes
- Alphawave IP announces production availability of new PCIe-CXL solution on TSMC N5 process for storage and broader chiplet market
- Cadence Announces Availability of UltraLink D2D PHY IP on TSMC N7, N6 and N5 Processes
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |