Mobiveil and Avery Design Systems Extend Partnership to Accelerate Design and Verification of NVMe 2.0-Enabled SSD Development
SANTA CLARA, CALIF. –– August 2, 2022 –– Mobiveil, Inc. and Avery Design Systems today announced an expanded partnership to help customers accelerate NVMe-based SSD design and verification.
The complementary intellectual property/verification IP (IP/VIP) solution combines Mobiveil’s design IP for NVM Express, DDR4 and LDPC IP with Avery’s verification IP for NVMe, DDR4 and ONFI and NVMe virtual platform solutions. The two companies are also collaborating on SSD emulation platforms.
NVMe technology is the leading interface for SSDs with the potential for tremendous market growth worldwide. NVMe architecture is designed for future SSD development and form factors as the semiconductor industry enters a new era in hyperscale and enterprise computing that drives digital transformation.
“As the NVMe standard continues to evolve to meet new and changing requirements, it is important that product developers have access to design and verification solutions that allow them to take full advantage of the latest features and are complaint with the standard. Our NVMe VIP and virtual platform solutions provide pre-silicon SSD SoC hardware and system-level verification solutions for the latest NVMe 2.0 designs. Our partnership with Mobiveil means that together we can deliver best-in-class IP design and verification solutions to our customers including simulation, FPGA emulation, and virtual system platforms,” said Chris Browy, vice president of sales and marketing at Avery.
Mobiveil’s UNEX™ NVM Express Controller IP and Avery NVMe-Xactor supports the latest NVMe 2.0 specifications:
- Namespace Types support
- Simple copy command
- Zoned Namespace command set
- Key value (KV) command set
- 32b/64b CRC based End to End protection
- NVM Set and Endurance Group Management
In addition, Mobiveil’s ONFI/Toggle IP (EFC™) supports the latest ONFI 5.0 specifications. Both IP are fully verified using Avery Design’s NVMe/PCIe and ONFI VIP solutions.
Avery offers a complementary set of VIP for NVMe to ensure comprehensive verification and protocol and timing compliance. It includes a complete set of models, protocol checkers and compliance test suites in 100% native SystemVerilog and UVM. The support for virtual platform co-simulation enables full system-level verification including running UNH-IOL INTERACT™ and other Linux-based performance analysis applications on pre-silicon NVMe SoC designs.
“By providing pre-verified and interoperated SSD Design IP and Verification IP, both companies allow SoC design and verification teams to focus on their primary goal of full chip design and verification, thus significantly reducing their time to market,” said Ravi Thummarukudy, Mobiveil’s CEO. “By leveraging the intellectual property provided by these companies with specification-compliant solutions, designers can be assured of first-time success for their SoC designs”
At Flash Memory Summit
Mobiveil and Avery will exhibit at the 2022 Flash Memory Summit (FMS) that starts today, August 2, at the Santa Clara Convention Center. Mobiveil, a gold sponsor, will be in Booth #839 highlighting its broad portfolio of SIP and platforms for SSD development. Avery can be found in Booth #749.
FMS registration is open. Contact Mobiveil at info@mobiveil.com to arrange a meeting or demonstration.
About Mobiveil, Inc.
Mobiveil is a fast‐growing technology company that specializes in the development of Silicon Intellectual Property (SIP), platforms and solutions for storage, IoT and communications applications. It leverages decades of experience in delivering high‐quality, production‐proven, high-speed serial interconnect SIP and custom and standard form factor hardware boards to leading semiconductor companies worldwide. For the SSD market, Mobiveil provides NVM Express Controller (UNEX™), Universal Memory Controller (UMMC™), ONFI/Toggle (EFC™) and LDPC IP blocks as well as a Xilinx- and Intel-based FPGA validation platforms. Mobiveil is headquartered in Milpitas, Calif., with engineering development centers located in Chennai, Bangalore and Hyderabad, India, and sales offices and representatives located in U.S., Europe, Israel, Japan, Taiwan and China.
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for gate-level X-pessimism verification and real X root cause and sequential backtracing; and robust core-through-chip-level Verification IP for PCI Express, CXL, CCIX, Gen-Z, USB, AMBA, UFS, MIPI CSI/DSI, I3C, DDR/LPDDR, HBM, ONFI/Toggle/NOR, NVM Express, SATA, AHCI, SAS, eMMC, SD/SDIO, CAN FD, and FlexRay standards. The company has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at https://www.avery-design.com.
|
Mobiveil Hot IP
Related News
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
- Blue Pearl Software and NanoXplore SAS team to Accelerate Development and Verification of Radiation Hardened FPGA Designs
- Avery Design Launches PCI Express 6.0 Verification IP to Enable Early Development, Compliance Checking for New Version of Standard
- SiFive and Samsung Foundry Extend Partnership to Accelerate AI SoC Development
- Avery Design Debuts QEMU Virtual Host to SystemVerilog PCIe VIP HW-SW Co-simulation Solution for Pre-silicon System-level Simulation of NVMe SSD and PCIe Designs
Breaking News
- TSMC September 2024 Revenue Report
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Intel, TSMC to detail 2nm processes at IEDM
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |