Synopsys, TSMC and Ansys Strengthen Ecosystem Collaboration to Advance Multi-Die Systems
Close Collaboration Addresses Chip, Package and System-Level Effects for Designs on TSMC Advanced Technologies
MOUNTAIN VIEW, Calif., April 24, 2023 -- Accelerating the integration of heterogeneous dies to enable the next level of system scalability and functionality, Synopsys, Inc. (Nasdaq: SNPS) has strengthened its collaboration with TSMC and Ansys for multi-die system design and manufacturing. Synopsys provides the industry's most comprehensive EDA and IP solutions for multi-die systems on TSMC's advanced 7nm, 5nm and 3nm process technologies with support for TSMC 3DFabric™ technologies and 3Dblox™ standard. The integration of Synopsys implementation and signoff solutions and Ansys multi-physics analysis technology on TSMC processes allows designers to tackle the biggest challenges of multi-die systems, from early exploration to architecture design with signoff power, signal and thermal integrity analysis.
"Multi-die systems provide a way forward to achieve reduced power and area and higher performance, opening the door to a new era of innovation at the system-level," said Dan Kochpatcharin, head of Design Infrastructure Management Division at TSMC. "Our long-standing collaboration with Open Innovation Platform® (OIP) ecosystem partners like Synopsys and Ansys gives mutual customers a faster path to multi-die system success through a full spectrum of best-in-class EDA and IP solutions optimized for our most advanced technologies."
"The inflection point of silicon designs moving towards multi-die systems poses new challenges in power, thermal integrity and reliability signoff," said John Lee, vice president and general manager at Ansys. "These complex challenges require an integrated approach and a strong ecosystem to provide comprehensive solutions. Through our collaboration with Synopsys and TSMC, designers can leverage the full strength of our leading multi-die solutions and decades of expertise to accelerate silicon success."
"The transition to multi-die systems triggers profound changes, requiring a holistic approach that addresses die-to-die connectivity, multi-physics effects and die/package co-design," said Sanjay Bali, vice president of Strategy and Product Management at Synopsys "Our collaboration with TSMC and Ansys delivers the industry's most comprehensive, scalable and trusted solutions to accelerate heterogeneous integration with reduced risk."
Why a Comprehensive Solution Yields Success
Unlike their monolithic SoC counterparts, multi-die systems must be developed with a holistic perspective because of their high level of interdependency. The Synopsys Multi-Die System Solution enables early architecture exploration, rapid software development and system validation, efficient die and package co-design, robust and secure die-to-die connectivity and enhanced manufacturing and reliability. Key highlights of the collaboration with TSMC and Ansys include:
- Synopsys 3DIC Compiler, a unified multi-die co-design and analysis platform that seamlessly integrates with TSMC 3DbloxTM standard and TSMC 3DFabricTM technologies for 3D system integration, advanced packaging and a complete exploration-to-signoff implementation.
- Synopsys signoff solutions, certified for the TSMC technologies and integrated with Ansys® RedHawk-SC™ Electrothermal multi-physics technology, to address the power and thermal signoff critical for multi-die systems.
- The successful tape-out of the Synopsys Universal Chiplet Interconnect Express (UCIe) PHY IP on the TSMC N3E process. UCIe is poised to become the de facto standard for low latency and secure die-to-die connectivity.
Learn more about the Synopsys Multi-Die System Solution: https://www.synopsys.com/multi-die-system.html
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As an S&P 500 company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and offers the industry's broadest portfolio of application security testing tools and services. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing more secure, high-quality code, Synopsys has the solutions needed to deliver innovative products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys and Arm Strengthen Collaboration for Faster Bring-Up of Next-Generation Mobile SoC Designs on the Most Advanced Nodes
- Synopsys and TSMC Pave the Path for Trillion-Transistor AI and Multi-Die Chip Design
- Synopsys and TSMC Streamline Multi-Die System Complexity with Unified Exploration-to-Signoff Platform and Proven UCIe IP on TSMC N3E Process
- Synopsys and Samsung Foundry Deepen Collaboration to Accelerate Multi-Die System Design for Advanced Samsung Processes
- Synopsys Design Platform Enabled for TSMC's Multi-die 3D-IC Advanced Packaging Technologies
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |