MIPI C-PHY v1.0 D-PHY v1.2 RX 2 trios/2 Lanes in TSMC (12nm, N5)
Cadence Advances Hyperscale SoC Design with Expanded IP Portfolio for TSMC N3E Process Featuring Next-Generation 224G-LR SerDes IP
SAN JOSE, Calif.— September 21, 2023 -- Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced it has expanded its design IP portfolio on TSMC’s 3nm (N3E) process—most notably with the addition of the flagship Cadence® 224G Long-Reach (224G-LR) SerDes PHY IP, which has achieved first-pass silicon success. Other Cadence Design IP on the advanced TSMC N3E process has demonstrated silicon success or taped out, providing mutual customers with a wide range of high-speed interface and memory IP for their most advanced designs. Cadence’s broad portfolio on TSMC’s N3E process delivers industry-leading power, performance and area (PPA) to target the most demanding networking, hyperscale computing, artificial intelligence and machine learning (AI/ML), chiplet, automotive and storage applications.
With the proliferation of bandwidth-hungry, low-latency applications fueled by generative AI and large language models (LLMs), the need for innovative IP solutions that enable efficient and robust high-speed data transmission has become paramount. Addressing this surging demand, the new 224G-LR SerDes PHY IP and other leading Cadence interface IP on the TSMC N3E process usher in a new era of innovation and high-speed connectivity. The 224G-LR SerDes PHY IP features an innovative architecture providing an exceptional combination of speed, reach and power efficiency. Key features include:
- Support for full-duplex 1-225Gbps data rates with excellent LR performance
- Optimized power efficiency configurable for different channel reaches (LR, MR, VSR)
- Built-in intelligence to enhance reliability and system robustness
The 224G-LR PHY IP is part of the Cadence IP portfolio on TSMC’s advanced N3E process, which also includes 112G LR SerDes PHY IP, PCI Express® (PCIe®) 6.0/5.0/4.0/3.0/2.0, 64G/32G Multi-Protocol SerDes, Universal Chiplet Interconnect Express™ (UCIe™), LPDDR5x/5/4x/4, DDR5/4/3 and GDDR7/6 IP. Cadence’s 224G/112G LR SerDes and DDR5 IP have demonstrated first-pass silicon success. The PCIe, 64G/32G Multi-Protocol SerDes, LPDDR5x/5, GDDR7/6 and UCIe IP were successfully taped out in early 2023.
“Cadence’s innovative IP solutions for TSMC’s most advanced N3E process empower our customers to unlock unprecedented levels of performance and power efficiency while benefiting from the leading-edge capabilities of TSMC’s N3E process,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “Our latest collaboration with Cadence on breakthrough IP designs for TSMC’s 3nm technology has the potential to reshape the landscape of hyperscale, AI/ML and 5G/6G infrastructure SoC designs.”
“Our proven interface IP architectures on TSMC’s cutting-edge N3E process have realized significant gains in performance and power efficiency, enabling our mutual customers to harness the benefits of the N3E process while still achieving faster time to market,” said Rishi Chugh, vice president of product marketing for the IP Group at Cadence. “SerDes speeds must quickly move to next-generation nodes to accommodate the increased demand for data bandwidth required by generative AI and other high-speed networking infrastructures. Cadence’s demonstration of 224G-LR silicon offer customers a solid upgrade path to next-generation hyperscale designs. Our close collaboration with TSMC enables us to deliver high-quality IP designed to achieve first-pass silicon success and faster time to market.”
The comprehensive Cadence IP portfolio on the TSMC N3E process supports the Cadence Intelligent System Design™ strategy by enabling advanced-node SoC design excellence.
For more information about Cadence’s next-generation 224G SerDes PHY IP and the comprehensive Cadence N3E Design IP portfolio, please visit www.cadence.com/go/N3EDIPPR.
About Cadence
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For nine years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence Accelerates Hyperscale SoC Design with Next-Generation 112G Extended Long-Reach SerDes IP on TSMC's N4P Process
- Synopsys Advances Designs on TSMC N3E Process with Production-Proven EDA Flows and Broadest IP Portfolio for AI, Mobile and HPC Applications
- Cadence Accelerates Industrial, Automotive, Hyperscale Data Center, and Mobile SoC Verification with Expanded VIP and System VIP Portfolio
- Cadence Accelerates Cloud Hyperscale Infrastructure with Third-Generation 112G-LR SerDes IP on TSMC's N5 Process
- Cadence Collaborates with TSMC to Accelerate 5nm FinFET Innovation, Enabling Next-Generation SoC Production Design
Breaking News
- TSMC September 2024 Revenue Report
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Intel, TSMC to detail 2nm processes at IEDM
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |