USB4 Gen3X2 and DP1.4 X4 PHY IP with Type-C connector support
RISC-V Thrives Through Research, International Collaboration
By Pablo Valerio, EETimes (July 9, 2024)
Munich, Germany — During the recent RISC-V Summit Europe, EE Times had the opportunity to talk to a leading RISC-V researcher Frank Kagan Gürkaynak, a senior scientist at ETH Zürich and a prominent figure within the community. His work underscores the synergy between open-source platforms and industry stakeholders, fostering innovation and overcoming technical challenges.
During the conference, Gürkaynak described how his team could go from design to tape-out of a RISC-V processor in 60 days.
Harnessing open source for commercial success
The open-source nature of RISC-V presents unique advantages for commercial entities. “Tool providers like Synopsys, Rambus, and Micron have been leveraging our open-source repositories for training, benchmarking, and showcasing their technologies,” Gürkaynak said. This eliminates legal hurdles associated with proprietary systems.
Related News
- CHIPS Alliance to Collaborate with RISC-V to Standardize an Open Unified Memory Leveraging OmniXtend
- Resiltech and Andes Technology Announce Collaboration to Deliver Advanced STL Solutions for Andes Automotive-Grade RISC-V Processor IP
- SEALSQ RISC-V Semiconductors is Pioneering Sustainability Through Decentralized Processing
- RISC-V International Achieves Milestone with Ratification of 40 Specifications in Two Years
- RISC-V Processors Addressing Edge AI Devices to Reach 129 Million Shipments by 2030
Breaking News
- Alphawave Semi Q3 2024 Trading and Business Update
- RISC-V Announces Ratification of the RVA23 Profile Standard
- Logic Fruit Technologies Welcomes Mr. Gurudutt (GD) Bansal as Senior Vice President Engineering
- VeriSilicon's DeWarp Processing IP DW200-FS achieved ISO 26262 ASIL B certification
- MosChip Technologies joins Renesas RZ Partner Ecosystem as AI/ML Design Partner
Most Popular
- Andes Announces the AndesCore™ AX66 supporting RVA23, Multi-cluster, Hypervisor and Android
- Arteris and SiFive Deliver Pre-verified Solution for the Datacenter Market
- The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
- EnSilica plc - Award of £2 million Controller ASIC Design Services Contract
- EnSilica - Design and Supply contract award for a controller ASIC for automotive and industrial markets
E-mail This Article | Printer-Friendly Page |