M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
Redefining High-Speed Data Storage
Hsinchu, Taiwan -- September 26, 2024 – M31 Technology Corporation, a leading global provider of silicon intellectual property (IP), today announced that its cutting-edge ONFi5.1 I/O IP achieved silicon validation on the TSMC 5nm (N5) process. The company also mentioned that they are currently in the process of developing the 3nm ONFi6.0 IP.
The two announcements underscore M31’s reputation for successfully leveraging the most advanced semiconductor technologies to drive artificial intelligence and edge computing innovation in the global big data storage market. Additionally, M31 was honored with the 'TSMC OIP IP Partner Award' at the event, marking the seventh consecutive year of receiving this prestigious recognition. This achievement underscores the company's excellence in both technological innovation and product quality.
The announcements came in conjunction with M31’s participation in the TSMC 2024 North American Open Innovation Platform® (OIP) Ecosystem Forum and demonstrates the close collaboration between the two technology leaders.
One of the ONFi5.1 I/O IP’s differentiation advantages is superior data throughput. By leveraging TSMC’s 5nm technology, M31 has achieved higher speeds of 3600MT/s, reaching the peak speed of ONFI 5.1 specification. Reached to support more efficient data transfer. Increased throughput ensures faster access to data, which is critical for performance in data-intensive environments.
M31’s ONFi5.1 I/O IP also incorporates advanced features designed to optimize signal and power integrity. M31’s innovative design techniques ensure that data is transmitted reliably and with minimal delays. Focus on performance stability and error reduction enhances overall storage efficiency.
The ONFi5.1 I/O IP benefits from M31’s sophisticated power management technology, resulting in improved efficiency and extended storage device operating life. This feature also maintains performance while effectively managing power consumption.
Scott Chang, CEO of M31, stated, “It’s appropriate that we launch our latest 5nm ONFi5.1 I/O IP at TSMC’s OIP Ecosystem Forum. This collaboration highlights our dedication to integrating the latest semiconductor advancements to meet the increasing demands of the data storage market. Successful 5nm silicon validation showcases our ability to drive innovation and deliver cutting-edge solutions. We will continue to push the boundaries with next-generation technologies, like our ONFi6.0 IP and we remain committed to delivering the highest levels of data storage performance and reliability.”
“TSMC works closely with our Open Innovation Platform (OIP)® ecosystem partners like M31 to accelerate customer innovation by providing high-quality design solutions certified for use with our most advanced processes,” said Dan Kochpatcharin, Head of Ecosystem and Alliance Management Division at TSMC. “Together, TSMC and M31 are able to deliver greater value for the next-generation SoC designs, benefiting from the significant power and performance boost afforded by our latest technology innovations.”
|
M31 Technology Corp. Hot IP
- USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm,6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
- PCIe 4.0 PHY in TSMC(6nm,7nm, 12nm,16nm)
- MIPI M-PHY v3.1 IP in TSMC(12/16nm, 28nm, 40nm, and 55nm)
- MIPI D-PHY RX/TX v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
- SerDes PHY IP in TSMC (7nm, 12/16nm, 22nm, 28nm)
Related News
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- M31 demonstrates high-speed interface IP development achievements on TSMC's 7nm & 5nm process technologies
- Sofics releases Analog I/O's and ESD clamps for TSMC N5 process
- Sofics releases pre-silicon analog I/O's for high-speed SerDes for TSMC N5 process technology
- Arasan Chip Systems Introduces First eMMC v5.0 I/O PADs & PHY IP using TSMC 28nmHPM Process
Breaking News
- OPENEDGES Technology Achieves ISO 26262 ASIL-B Certification
- Xylon's Updated logiHSSL IP Core Seamlessly Connects Infineon AURIX Microcontrollers with AMD Adaptive SoCs and FPGAs
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
- NVMe Updates Expand Discoverability, Security
- Boosting Efficiency and Reducing Costs: Silvaco's Approach to Semiconductor Fabrication
Most Popular
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- NVMe Updates Expand Discoverability, Security
- BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Boosting Efficiency and Reducing Costs: Silvaco's Approach to Semiconductor Fabrication
E-mail This Article | Printer-Friendly Page |