NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Axiomise Launches footprint, Area Analyzer for Silicon Design
LONDON––February 6, 2025––Axiomise, the leading provider of cutting-edge formal verification solutions, today launched footprint™, an efficient and fast area analyzer solution designed to transform power, performance and area (PPA) optimization for silicon design.
PPA has become an even bigger challenge than it was previously, a result of larger AI/ML hardware designs. footprint, powered by the new Axiomiser™ platform, discovers redundant gates and registers in complex system on chips (SoCs) that consume power but are never used. The area analyzer solution finds component-level granularity to precisely identify which design components never get used while still consuming power. Synthesis solutions cannot always clean out the redundant area.
“footprint is a key step in realizing our vision of making formal normal,” remarks Dr. Ashish Darbari, Founder and CEO of Axiomise. “This powerful tool provides architects and designers with a quick feedback loop during design bring-up, enabling them to exhaustively analyze silicon waste while optimizing for power and performance.”
Axiomise will showcase footprint at DVCon U.S. 2025 as a Silver Sponsor in Booth #102 from Monday, February 24, through Wednesday, February 26, at the Doubletree by Hilton Hotel in San Jose, Calif. Dr. Darbari and his team will be available to answer questions and discuss the latest advancements in formal verification. To schedule a demo or a meeting, contact info@axiomise.com.
About footprint
footprint is a pioneering, vendor-neutral, end-to-end solution designed to identify unused or underutilized components of silicon. With an agile, interactive and user-centric interface, it enables rapid model refinement. Successfully tested on more than 80 designs, including processors, GPUs, communication IP, NoCs, footprint works with any formal verification tool to generate clear, easy-to-read reports while surpassing traditional reachability and structural coverage analysis.
For a limited time, footprint is available to try at no cost. Pricing available upon request. For more information on footprint, check: www.axiomise.com/footprint.
About Axiomise
Axiomise is accelerating formal verification adoption through its unique combination of training, consulting, services and specialized verification solutions for RISC-V. Axiomise was founded by Dr. Ashish Darbari, FBCS, FIETE, DPhil (Oxford), who has been a formal verification practitioner for more than two decades with 67 patents in formal verification and over 85 publications.
|
Related News
- Dolphin Integration launches moDAC95-LB combining smallest silicon area and optimized Bill-of-Material
- Axiomise launches Essential Introduction to Practical Formal Verification Training
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Axiomise Heads to Silicon Valley Next Week for RISC-V Summit North America
- Semiconductor startup, Enosemi, launches with a committed commercial license to key silicon photonics design IP created by Luminous Computing
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |