Sankalp Semiconductor to present technical paper at CDNLive Bangalore
Bangalore, India - September 5, 2018 - Sankalp Semiconductor a design service company offering comprehensive digital & mixed signal SoC solutions, will be presenting paper at CDNLive India 2018 during 6th & 7th September. The selected paper talks in depth on the “Automated Test Case Creation for Design Rule Deck Validation (DRDV)”. The paper will cover the following key points
- PDK and its validation process
- Rule deck validation flows
- Automation that we have developed for rule deck verification.
When: From 3:00 PM to 3:30 PM on 6th September 2018
Where: Radisson Blu Hotel, Bengaluru, India
Contact: marcom@sankalpsemi.com
About CDNLive
CDNLive India 2018 brings together Cadence® technology users, developers, and industry experts for networking, sharing best practices on critical design and verification issues, and discovering new techniques for designing advanced silicon, SoCs, and systems.
https://www.cadence.com/content/cadence-www/global/en_US/home/cdnlive/india-2018.html
|
Related News
- Sankalp Semiconductor to present technical paper at CDNLive Bangalore
- Sankalp Semiconductor to Exhibit & Present at Design & Reuse IPSoC Santa Clara 2019
- Sankalp Semiconductor Opens Second Design Centre in Bangalore
- Sankalp Semiconductor to Exhibit & Present at Design & Reuse IPSoC China 2018
- Sankalp Semiconductor to Present & Exhibit at Design & Reuse IPSoC Santa Clara 2018
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |