Huawei is hurrying to build a wafer fab
By Peter Clarke, eeNews Analog
August 24, 2020
Communications giant Huawei Technologies Co. Ltd. is hurrying to build a wafer fab capable of running 45nm CMOS manufacturing process, according to unsubstantiated Chinese social network reports.
Huawei is the largest communications equipment company in the world and a pioneer of 5G, but also a central actor in worsening trade tension between the US and China. The crippling embargo denying chips to Huawei, imposed and tightened by the US in 2020 (see US government reinforces Huawei chip embargo ), is causing Huawei smartphone and equipment businesses to stall for lack of chips.
Previously the company's semiconductor subsidiary HiSilicon designed the chips and used foundry Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC) to get them made. The US is saying both design and manufacture depend on US technology and are not allowed without a special license.
To try and circumvent embargo Huawei has finalized plans to establish a wafer fab with the first production line due to be finalized by the end of 2020. The plan is codenamed "Project Tashan" meaning courage, daring or attitude, depending on your dictionary.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
Breaking News
- Weebit Nano Q3 FY25 Quarterly Activities Report
- Codasip launches complete exploration platform to accelerate CHERI adoption
- VSORA Raises $46 Million to Bring World's Most Powerful AI Inference Chip to Market
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
Most Popular
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- CFX 0.13μm eFuse OTP IP has been applied in the mass production of over 15,000 CMOS image sensors
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications