USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
Thalia launches next generation IP reuse tools for smarter, more agile semiconductor product development
Cologne, Germany – 26 January 2022 – Thalia Design Automation, provider of analog and mixed-signal circuit IP reuse platform, today announced enhancements to its Technology Analyzer and Circuit Porting tools, key parts of its AMALIA IP reuse & development platform. The new features support designers with a broader set of process technologies, plus intelligent machine learning features to significantly accelerate analysis and porting, to further cut costs and improve design productivity.
Thalia now utilizes machine learning across its AMALIA platform to analyze waveforms and propose candidate solutions for designers, based on differential analyses.
Updates to Technology Analyzer and Circuit Porting enable Thalia’s clients to migrate to an even broader range of process technologies, from 350nm down to 22nm including FDSOI. These updates make the AMALIA platform applicable to a deeper range of applications, including: IoT devices, MCUs, 5G infrastructure, Radar, and RF.
In addition, Thalia has enhanced its Technology Analyzer software to extract the noise, DC, AC characteristics over corners and Monte Carlo analysis.
As part of the full AMALIA platform, Thalia’s Technology Analyzer helps IP houses and integrated circuit design companies determine if their IP is suitable for cost-effective reuse and also assist with the selection of the optimal process technology for the required application. The software generates a list of electrically comparable devices between the source and target technology i.e. Mapped devices. Thalia’s Circuit Porting software facilitates the reuse of existing circuits from the source technology to the target technology, by quickly and efficiently migrating schematics, maintaining the floorplan and electrical values. The software uses electrically comparable mapped devices generated by the Technology Analyzer, during the migration process. This ensures the design after migration to be comparable to the starting design and thereby significantly reduces the iterations during circuit verification.
Thalia CEO Sowmyan Rajagopalan commented, “Our customers have experienced the benefits of Technology Analyzer and Circuit Porting and the value they bring to design efficiencies and profitability. It’s no surprise then that these customers are keen for us to extend the capabilities of these powerful tools to support more processes. Meanwhile, the Thalia EDA development team has also evolved the platform’s functionality and user experience: with ML and enhanced GUIs – these value-added features help to ensure Thalia customers experience the very best in design automation.
“Particularly now, when capacity at wafer fabs is tight, it’s important that designers remain agile to access chip manufacturing where it’s available, and where it is cost effective.” Rajagopalan continued, “The enhancements to Technology Analyzer and Circuit Porting extend our leadership in Analog IP reuse tools enabling automated analysis of the process, options and likely outcomes of moving to new processes or fabs.”
For more information about Thalia and the AMALIA Platform, visit https://www.thalia-da.com/
|
Related News
- Thalia brings AMALIA IP reuse platform to Israel
- Thalia launches AI-powered Layout Automation software with AMALIA 24.3
- Thalia Secures $2.7 Million Funding to Strengthen Position as Leading IP Reuse Partner for Semiconductor Industry
- Thalia's IP reuse platform joins Cadence Connections EDA Program
- Thalia's AMALIA Technology Analyzer de-risks Analog IP reuse for major IP houses and IC manufacturers
Breaking News
- Weebit Nano Q3 FY25 Quarterly Activities Report
- Codasip launches complete exploration platform to accelerate CHERI adoption
- VSORA Raises $46 Million to Bring World's Most Powerful AI Inference Chip to Market
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
Most Popular
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- CFX 0.13μm eFuse OTP IP has been applied in the mass production of over 15,000 CMOS image sensors
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |