sureCore-Led CryoCMOS IP: Toward Scalable Quantum Computers
Saumitra Jagdale, EETimes Europe (August 23, 2023)
sureCore CEO Paul Wells foresees further migration of control electronics “into the cryostat,” i.e., close to the qubits.
Several components of quantum computers need to be at extremely low temperatures—near absolute zero—to produce viable results. This is because quantum bits, or qubits, need to be in a special state to exploit their superpositioning and entanglement properties. Heat can hinder the quantum state of qubits and cause errors in the implemented computations.
The current design of quantum computers, as technology today permits, implements a clear temperature demarcation: the cryogenic region (at extremely low temperatures) housing the qubits, the control electronics region at a temperature warmer than the latter and a room-temperature region containing classical data processing units and communication interfaces. Connecting these well-defined temperature regions requires special wiring and cables, which are often bulky. And with the quantum computing industry trailblazing toward scalability, the performance-limiting cabling is a significant challenge.
Conversely, the special cables only reduce, not eliminate, the disturbance caused by housing the control electronics nearby. There is a requirement to reduce noise caused by heat generation in the control electronics to get closer to meaningful quantum computers.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- sureCore-led consortium wins £6.5M Innovate UK grant to develop cryogenic CMOS IP to accelerate Quantum Computing scalability
- Equal1 advances scalable quantum computing with CMOS-compatible silicon spin qubit technology
- QuantWare raises €20 million Series A to power the world's largest quantum computers
- sureCore now licensing its CryoMem range of IP for Quantum Computing
- Semiwise, sureCore, and Cadence Showcase Breakthrough in Cryogenic CMOS Circuit Development for Quantum Computing and Energy-Efficient Data Centers
Breaking News
- Agile Analog appoints CEO to drive growth
- Numem Appoints Former Intel Executives to Leadership Team
- Optimized SAR ADCs, Sigma-Delta ADCs, DACs, and Audio CODECs for IoT, MCU, SoC, and Consumer Applications
- Enabled on makeChip and powered by Racyics, the SpiNNaker2 chip forms the core of the newly launched SpiNNcould supercomputer!
- Semidynamics Announces Cervell™ All-in-One RISC-V NPU Delivering Scalable AI Compute for Edge and Datacenter Applications
Most Popular
- Keysight EDA and Intel Foundry Collaborate on EMIB-T Silicon Bridge Technology for Next-Generation AI and Data Center Solutions
- IC'Alps joins Intel Foundry Accelerator program as Value Chain Alliance (VCA) and Design Services Alliance (DSA) partner
- Intel Foundry Gathers Customers and Partners, Outlines Priorities
- Weebit Nano and DB HiTek to demonstrate chips integrating Weebit ReRAM at PCIM 2025
- Semidynamics Announces Cervell™ All-in-One RISC-V NPU Delivering Scalable AI Compute for Edge and Datacenter Applications