RISC-V Pioneer SiFive Takes Stock, Realigns, Moves Forward
Robert Huntley, EETimes Europe (November 7, 2023)
After SiFive announced it would downsize its staff, EE Times Europe caught up with Dave Miller, head of corporate communications at SiFive, to understand the reasons for the layoffs, the impact on the RISC-V ecosystem, the resonance in Europe and what’s next.
The recent news that RISC-V processor architecture pioneer SiFive was shedding up to 20% of its engineering workforce sent shockwaves around the semiconductor industry. Although some surmised several months ago that the company was encountering difficulties, most industry pundits were unprepared for the news. Apart from a blog post made the day after, there has been no formal announcement from the company regarding the actual number of layoffs involved or its strategy moving forward. EE Times Europe caught up with Dave Miller, head of corporate communications at SiFive, to learn more.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- RISC-V Takes a Leap Forward
- SiFive Empowers AI at Scale with RISC-V Innovation
- The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
- SiFive Highlights Key Inflection Points Driving RISC-V Adoption for AI and Introduces Intelligence XM Series for AI Workload Acceleration
- SiFive and Arkmicro Accelerate RISC-V Adoption in Automotive Electronics with SiFive's Automotive IP for the High-end SoC Market
Breaking News
- PQSecure Partners with Menta SAS to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
- VESA Releases Compliance Test Specification Model for DisplayPort Automotive Extensions Standard
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Kyocera Licenses Quadric's Chimera GPNPU AI Processor IP
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
Most Popular
- Numem Appoints Former Intel Executives to Leadership Team
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
- Agile Analog appoints CEO to drive growth
- Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
- Cadence Accelerates Physical AI Applications with Tensilica NeuroEdge 130 AI Co-Processor