Design & Reuse
arrow Chip to Chip (6)
arrow Die-to-die (23)
arrow Intra SoC Connectivity (11)
arrow Network Interconnect (16)
56 IP
51
0.0
Bunch of Wires [BoW] PHY IP
Blue Cheetah's Bunch of Wires [BoW] PHY IP design incorporates the maximum benefit of the Open Compute Project's (OCP) inter-chiplet PHY spec...
52
0.0
Nutcracker XSR Connectivity Chiplet
Core and analog logic may not always deploy at the same time in the same process. Maturing high performance analog typically takes longer in moving to...
53
0.0
CXL (Compute eXpress Link) 3.1 IP
The Panmnesia Compute Express Link (CXL) IP implements all necessary logic for CXL device, host, and switch. The IP supports all features of the CXL 3...
54
0.0
CXL 3.0 Dual Mode Controller
CXL is high bandwidth, low latency interconnect lies between host processor and memory devices/accelerators or other network interface cards. CXL car...
55
0.0
CXL Controller IP
The CXL/PCIe Controller IP from Wolley Inc. carries out CXL 3.0 specification and is backward compatible to CXL 2.0 and 1.1. Possessing high customiza...
56
0.0
CXL Host Device Dual mode controllers
Primesoc s CXL IP supports dual mode of Host and device , integrated with PCIE Gen5 and well tested....