Design & Reuse
25 IP
1
40.0
Camera SLVS-EC 3.0 Receiver 10.0Gbps 8-Lane
* The CL12812M8RIP10000 is an ideal means to link Camera Modules or CMOS Image Sensor (CIS) to ISP (Imaging Signal Processor) and DSP. The CL12812M...
2
20.0
Camera SLVS-EC 2.0 Receiver 5.0Gbps 8-Lane
* The CL12812M8RIP5000 is an ideal means to link Camera Modules or CMOS Image Sensor (CIS) to ISP (Imaging Signal Processor) and DSP. The CL12812M8RI...
3
15.0
Camera SLVS-EC 3.0 Transmitter 10.0Gbps 8-Lane
* The CL12811M8TIP10000 TXPHY supports 8 TX DATA lanes for up to 10Gbps application. A wide range phase-locked clock is embedded in the IP to suppor...
4
10.0
TileLink Target
TileLink is a chip-scale connection standard that enables many masters to have synchronised memory mapped access to memory and other slave devices. Ti...
5
10.0
Single Carrier Modem
The designed Single Carrier is working at adjustable sampling rate as low as 83.457 KHz, as high as 56 MHz and it supports adjustable band width as lo...
6
10.0
Wishbone Target
The Wishbone System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores is a versatile design approach for semiconductor IP cores. Its go...
7
10.0
Crossbars Interconnect
An interconnect component connects initiators and targets in a system. A single initiator system simply requires a decoder and multiplexor, which are ...
8
10.0
Bus Bridges
Various bus types of protocols are available and employed in many applications, all of which require a bridge to operate safely and without loss of da...
9
10.0
Bus Convertors
The bus converter module transforms 64-bit wide initiator data buses to smaller 32-bit target data buses or vice-versa. The downsizer module cuts the ...
10
10.0
Bus Decoders
Decoder logic controls numerous targets based on input from the initiator. It determines/decodes which target component will handle the current bus tr...
11
10.0
Avalon Target
Avalon interfaces make system design easier by allowing you to connect components in Intel FPGAs. The Avalon interface family defines interfaces that ...
12
7.5
UART/Serial Port (Exclusively for Turnkey ASIC design; not for standalone licensing)
The Serial Port IP (RS232, RS422, RS485) is a Single Port Standalone IP, which supports all the features in the modes like 16C450, 16C550, 16C550Ex, 1...
13
7.5
IEEE1284 Parallel Port Controller (Exclusively for Turnkey ASIC design; not for standalone licensing)
The IEEE1284 compliant parallel port controller supports faster data rates up to 2.0Mbytes/sec. It supports Nibble mode, Byte Mode, EPP, and ECP. Auto...
14
7.5
Generic GPIO Controller (Exclusively for Turnkey ASIC design; not for standalone licensing)
General Purpose I/O pins are used for system control and connection of various devices. This (GPIO) controller provides dedicated general-purpose pins...
15
7.5
SPI Master/Slave Controller (Exclusively for Turnkey ASIC design; not for standalone licensing)
SPI Controller IP enables synchronous serial communication with slave or master peripherals. It has Generic interface which programs the control and d...
16
6.0
Highly configurable high-speed serial link controller
The GRHSSL IP is a highly configurable high-speed serial link controller, described in VHDL. It can implement: * SpaceFibre controller (GRSPFI) * W...
17
0.118
28nm HPC x4 lane 10 Gbps SERDES
28nm HPC x4 lane 10 Gbps SERDES...
18
0.118
CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process...
19
0.118
Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process...
20
0.0
112G-VSR for TSMC N3E/N3P
112G-VSR Serdes PAM4 PHY Enables reliable high-speed data transfer over backplane, DAC, chip-to-chip, and chip-to-module channel The Cadence 112Gbps ...
21
0.0
SENT/SAE J2716 Controller
The CSENT core implements a controller for the Single Edge Nibble Transmission (SENT) protocol. It complies with the SAE J2716 standard and also the i...
22
0.0
Display LVDS single link/dual link Transmitter 1.12Gbps 8-Lane
* The CL12491M8TIP160 transmitter converts parallel RGB data and 4bits of HYNC,VSYNC,DE and Control) of CMOS parallel data into serial LVDS data strea...
23
0.0
INTC IP
Interrupt Controller interface provides full support for programmable edge triggered (rising, falling) or sensitive, compatible with Interrupt Control...
24
0.0
HSSTP Link
The High-Speed Serial Trace Port (HSSTP) Controller IP implements the ARM HSSTP protocol. HSSTP replaces the existing parallel data output port, enab...
25
0.0
HSSTP PHY TX 5nm (1.5 Gbps, 3 Gbps, and 6 Gbps)
The HSSTP TX PHY is a 5nm hard macro supporting up to 6Gbps data rates with dual lanes and a hybrid mode driver for AC-coupled links. It includes feat...