Low-BoM, inductor-based buck switching regulator with high efficiency, full PWM mode
Vidatronic Sponsors Design & Reuse's IP SoC Days Conference 2019 in Santa Clara
COLLEGE STATION, TX – April 1, 2019 – Vidatronic, Inc., a leading licensor of power management circuit and CMOS radio frequency (RF) power intellectual property (IP), today announced it is a sponsor of the Design and Reuse (D&R) annual IP SoC Days 2019 Conference (www.design-reuse.com). The conference will be held April 9, 2019 at the Hyatt Regency Santa Clara in Santa Clara, CA. Vidatronic will be in Booth 1 in the mezzanine area of the hotel.
On Tuesday, April 9 at 2:00 PM Vidatronic’s Vice President of Sales and Business Development, Stephen Nolan, will present, Power Management for Internet of Things (IoT) SoC Development, a session designed to help attendees gain a better understanding of how to use power management IP blocks in their IoT SoC designs to differentiate their products and get to market faster.
“This is our first year at the IP SoC Days Conference,” said Stephen Nolan. “We are excited to have this opportunity to show high-level engineers and executives how, by integrating Vidatronic IPs into their SoC designs, they can accelerate their time to market with reduced risk, while seeing significant performance improvements and cost-savings. This year has already been a very exciting year of growth for Vidatronic and we welcome this chance to share our latest IP products in small-process geometries with the IP community.”
“We are delighted to welcome our most valuable IP providers, like Vidatronic, to present their latest innovations at IP SoC Days 19 in Santa Clara. The attention from major semiconductor players this year appears to be excellent,” commented Gabrièle Saucier, CEO of D&R. “This will be an exciting event and definitively proves D&R’s favorite slogan: “IP providers are the innovation seed of the Electronic industry.”
The D&R IP SoC Days Conference is the annual meeting in Silicon Valley for IP providers and IP consumers to share information about technology trends, innovative IP/SoC products, breaking IP/SoC news, IP market evolution, and more. In addition to Vidatronic, D&R welcomes guests and sessions from ARM, Synopsys, Intel, and more.
Additional Information:
Register for the IP SoC Days Conference: https://www.design-reuse.com/ipsocsantaclara2019/registration/
|
Vidatronic, Inc. Hot IP
Related News
- Sankalp Semiconductor to Exhibit & Present at Design & Reuse IPSoC Santa Clara 2019
- Arasan Chip Systems to deliver a keynote at Design & Reuse's IP-SoC Day seminar in Santa Clara
- Sankalp Semiconductor to Present & Exhibit at Design & Reuse IPSoC Santa Clara 2018
- Interview: Harry Luan, Kilopass' CTO and VP of R&D, Addresses SoC Design Challenges
- Arasan Chip Systems a key sponsor of Design & Reuse's IP-SoC Days seminar in Bangalore
Breaking News
- Credo Launches Comprehensive Family of 112G PAM4 SerDes IP for TSMC N5 and N4 Process Technologies
- Alphawave IP is officially 5.0 certified on the PCI-SIG Integrator's List
- BrainChip Empowers Next Generation of Technology Innovators with Launch of the University AI Accelerator Program
- QuickLogic Reports Fiscal 2022 Second Quarter Results
- Efinix Low Power, Small Footprint FPGA Selected for SPRESENSE Development Platform
Most Popular
- Nordic Semiconductor announces its first Wi-Fi chip, the dual-band Wi-Fi 6 nRF7002
- New US EDA Software Ban May Affect China's Advanced IC Design, Says TrendForce
- BrainChip Empowers Next Generation of Technology Innovators with Launch of the University AI Accelerator Program
- Truechip Announces First Customer Shipment of CXL 3 Verification IP and CXL Switch Model
- Siemens selected by Microsoft for Rapid Assured Microelectronics Prototypes (RAMP) Program
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |