Logic Design Solutions launches an EXFAT IP Soft Core for NVMe Host
France, Gournay sur Marne -- October 22th 2024 - Logic Design Solutions launches its EXFAT IP Soft Core after the FAT32 IP Soft Core, one month ago.
It supports any disk size and enables to reach the same speed as in raw format. One directory is created for each recording session with a flexible file size scheme. Indeed, the file size can be as long as the recording size or can be cut if the recording is stopped before the recording size configured.
Related |
EXFAT IP Soft Core for NVMe |
Finally, the last recording (directory) can be deleted and several disks can be managed in RAID0.
C source code is provided.
The Zynq Ultra Scale + is the first FPGA family to support this new EXFAT IP Soft Core.
About Logic Design Solutions
Logic Design Solutions develops IP for FPGA, and provides engineering services ranging from consulting to products' developments. We have an expertise in fast designs and for over 30 years' experience in FPGA/PLD Design. Logic Design Solutions' IP are an excellent value. Our competitive pricing enables customers to decide easily either purchasing or developing.
More information on our company, customers and IPs can be found on www.logic-design-solutions.com
|
Logic Design Solutions Hot IP
Related News
- Logic Design Solutions launches Gen4 NVMe host IP
- Logic Design Solutions launches a new version of its NVMe HOST IP Targeting embedded recorder systems
- Logic Design Solutions Launches NVME Host IP on Xilinx Ultrascale & Ultrascale Plus FPGA
- Logic Design Solutions Introduces the first NVMe HOST IP on POLARFIRE SoC FPGA
- Logic Design Solutions Introduces the first NVMe Host IP on PolarFire FPGA
Breaking News
- M31's 12nm GPIO IP Adopted by C*Core Technology, Powering Innovation in Advanced Process Automotive Chips
- TTTech divests strategic stake in landmark transaction to NXP to fuel future growth with technology investments in core business
- Qualitas Semiconductor and Verisilicon signed a licensing agreement for 4nm PCIe 6.0 PHY IP
- Synopsys Responds to the UK Competition and Markets Authority Provisionally Accepting its Proposed Remedies in Phase 1 Regarding its Proposed Acquisition of Ansys
- Ceva Powers Oritek's Next-Gen ADAS chipsets for Smarter, Safer Electric Vehicles
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- VeriSilicon's Display Processing IP DC8200-FS has achieved ISO 26262 ASIL B certification
- Qualitas Semiconductor and Verisilicon signed a licensing agreement for 4nm PCIe 6.0 PHY IP
- Ansys and Synopsys Announce Agreement with Keysight Technologies for Sale of Ansys PowerArtist
- Synopsys Responds to the UK Competition and Markets Authority Provisionally Accepting its Proposed Remedies in Phase 1 Regarding its Proposed Acquisition of Ansys
E-mail This Article | Printer-Friendly Page |