TSMC's Roadmap Full, But Thin
EUV readied for 7, 5nm--but gains decline
Rick Merritt, EETimes
5/2/2018 00:01 AM EDT
SANTA CLARA, Calif. — Continuing to move fast in multiple directions at once, TSMC announced it is in volume production with a 7nm process and will have a version using extreme ultraviolet (EUV) lithography ramping early next year. In addition, it gave its first timeline for a 5nm node and announced a half dozen new packaging options.
Meanwhile, the foundry is pushing power consumption and leakage down on more mainstream 22/12nm nodes, advancing a laundry list of specialty processes and rolling out an alphabet soup of embedded memories. At the same time, it is exploring future transistor structures and materials.
Overall, the Taiwanese giant expects to make 12 million wafers this year with R&D and capex spending both on the rise. It has even started production of 16nm FinFET chips in Nanjing, a big first for China.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- TSMC's 28nm To Be a Full Node Process
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC's A16 and N2P Process Technologies
- GUC Announces Tape-Out of the World's First HBM4 IP on TSMC N3P
- GUC Announces Successful Launch of Industry's First 32G UCIe Silicon on TSMC 3nm and CoWoS Technology
- Unveiling the Availability of Industry's First Silicon-Proven 3nm, 24Gbps UCIe™ IP Subsystem with TSMC CoWoS® Technology
Breaking News
- Weebit Nano Q3 FY25 Quarterly Activities Report
- Codasip launches complete exploration platform to accelerate CHERI adoption
- VSORA Raises $46 Million to Bring World's Most Powerful AI Inference Chip to Market
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
Most Popular
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- CFX 0.13μm eFuse OTP IP has been applied in the mass production of over 15,000 CMOS image sensors
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications