1-112Gbps Medium Reach (MR) and Very Short Reach (VSR) SerDes
Graphcore leveraged Mentor's Questa technologies to verify massive Colossus GC2 AI processor
November 19, 2019 -- Mentor, a Siemens business, has revealed that artificial intelligence (AI) processing leader Graphcore leveraged Mentor’s Questa™ software for simulation and verification of IP technologies to rapidly verify Graphcore’s massive Colossus GC2 Intelligence Processing Unit (IPU). Colossus has been shipping to early access customers for over a year and is now shipping in production volume.
Engineered to boost the performance of machine intelligence models for both training and inference, Graphcore’s Colossus IPU is one of the most sophisticated processors ever created. Featuring a novel architecture, Colossus integrates 23.6 billion transistors and more than 1,000 IPU-Cores.
To help streamline IC verification for this immense design, Graphcore selected Mentor’s Questa RTL simulation flow, in conjunction with Mentor’s Questa Verification IP (QVIP) solution for PCI Express. These Questa tools helped streamline Graphcore’s design productivity by providing rigorous protocol verification, while supporting efficient and highly compliant implementation of the SystemVerilog IEEE standard.
“Mentor’s Questa solutions delivered the capacity, tools, IP and trusted verification flow we needed for a design of this size and complexity,” said Phil Horsfield, vice president of Silicon at Graphcore. “The performance and capacity of Mentor’s Questa solutions allowed us to focus on our differentiating IP, which helped us deliver a truly unique and compelling end-product.”
Research firm IBS, Inc. estimates that AI-related applications consumed $65 billion (USD) of processing technology last year, growing at an 11.5 percent annual rate and significantly outpacing other segments. This processing demand has until now been supplied by microprocessors not fully optimized for high AI workloads.
Mentor’s Questa Sim simulation flow has a long track record of use in complex block- and chip-level testbenches for the register-transfer level (RTL) verification of some of the largest, most complex and highly successful silicon designs. Mentor’s QVIP solution provides an easy-to-use library of verification IP for more than 40 standard protocols and 1,700 memory devices. It includes checkers and coverage, plus a comprehensive set of stimulus sequences for the protocols.
“As demand for AI chips challenges the capacity and scalability of EDA software across all parts of the design flow, customers are choosing Mentor’s robust, proven tools to help bring their products to market,” said Ravi Subramanian, general manager and vice president of Mentor’s IC Verification Solutions. “Mentor is pleased to have played a significant role in development of one of the largest, most complex AI chips on the market today from Graphcore.”
In addition to leveraging Questa technology for verification tasks, Graphcore also used Mentor’s Tessent design-for-test (DFT) and silicon bring-up tools, helping Graphcore to deliver Colossus ahead of schedule.
Mentor Graphics Corporation, a Siemens business, is a world leader in electronic hardware and software design solutions, providing products, consulting services, and award-winning support for the world’s most successful electronic, semiconductor, and systems companies. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. Web site: http://www.mentor.com.
|
Related News
- Mentor's Questa and Veloce platforms help SimpleMachines dramatically speed development of its first AI processor
- Graphcore leverages multiple Mentor technologies for its massive, second-generation AI platform
- Synopsys IC Compiler II Delivers First-Pass Silicon Success for Graphcore's Multi-Billion Gate AI Processor
- Mythic adopts Mentor's Analog FastSPICE and Symphony platforms for AI processor design
- Inuitive Adopts VeriSilicon's Advanced ISP IP for its Vision AI Processor
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |