130nm OTP Non Volatile Memory for Standard CMOS Logic Process
Navigating the RISC-V Revolution in Europe
By Saumitra Jagdale, EETimes Europe (January 31, 2024)
RISC-V International expects the market for RISC-V IP and software to reach $1.07 billion by 2025.
IP collaborations helped propel RISC-V-based innovation in Europe last year, targeting processing speeds that meet the growing performance requirements of artificial intelligence and machine learning applications. The ability of RISC-V to coalesce multiple components within a single chip or SoC will be a key growth driver this year and beyond, but what will perhaps be most interesting to watch is how effectively the architecture can penetrate new and diverse application sectors.
RISC-V International expects the market for RISC-V IP and software to reach $1.07 billion by 2025, and SHD Group recently predicted a compound annual growth rate of roughly 40% for RISC-V IP revenues between 2022 and 2030 (Figure 1). Offering a free and open standard instruction set architecture (ISA) as an alternative to proprietary ISAs has aided not only the growth of reduced-instruction–set computing (RISC) principles in general but has also driven innovation across a widening applications range.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
- RISC-V Shows Ambitious Prospects in Europe
- Ventana CEO to Deliver a Keynote at RISC-V Summit Europe
- Andes Technology Showcases Leadership in AI and Automotive Applications at RISC-V Summit Europe 2024
- Brazil and Europe sign innovative project with RISC-V technology for HPC
Breaking News
- PQSecure Partners with Menta SAS to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
- VESA Releases Compliance Test Specification Model for DisplayPort Automotive Extensions Standard
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Kyocera Licenses Quadric's Chimera GPNPU AI Processor IP
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
Most Popular
- Numem Appoints Former Intel Executives to Leadership Team
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
- Agile Analog appoints CEO to drive growth
- Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
- Cadence Accelerates Physical AI Applications with Tensilica NeuroEdge 130 AI Co-Processor