Secure-IC's Securyzr™ Chacha20-Poly1305 Multi-Booster - 800Gbps
CXL Update Emphasizes Security
By Gary Hilson, EETimes (January 3, 2025)
The latest point release to the Compute Express Link specification aims to optimize monitoring and management and enhance functionality for operating systems and applications—all while extending security.
The updates reflect the rapid growth of AI in the data center, even though the coherent connectivity protocol was conceived before the AI boom took off, Anil Godbole, CXL Consortium marketing working group co-chair, said in a briefing with EE Times.
The latest CXL update, CXL 3.2, adds several monitoring and management capabilities, including a CXL hot-page monitoring unit (CHMU) for memory tiering, common event record, compatibility with PCIe management message pass through (MMPT) and CXL online firmware (FW) activation.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- CXL Consortium Announces Compute Express Link 3.2 Specification Release
- USB 3.0 Promoter Group Announces USB 3.2 Update
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Paul Williamson on Edge AI, Llama 3.2 on Arm
- Production Proven USB 3.2 Gen1/Gen2 IP Cores to ensure a seamless throughput for Next-Gen SoCs available for Immediate licensing
Breaking News
- Weebit Nano Q3 FY25 Quarterly Activities Report
- Codasip launches complete exploration platform to accelerate CHERI adoption
- VSORA Raises $46 Million to Bring World's Most Powerful AI Inference Chip to Market
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
Most Popular
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- CFX 0.13μm eFuse OTP IP has been applied in the mass production of over 15,000 CMOS image sensors
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications