TSMC plans 1.6nm process for 2026
By Nick Flaherty, eeNews Europe (April 25, 2024)
TSMC is planning a 1.6nm process, called A16, for production in 2026 alongside a wafer-scale chiplet substrate and an automotive chiplet process.
The A16 process uses the TSMC Super Power Rail architecture with its nanosheet transistors for planned production in 2026. It improves logic density and performance by dedicating front-side routing resources to signals for high performance computing and AI chips with complex signal routes and dense power delivery networks. This will take on Intel’s backside power architecture that is key to the 18A and 14A process nodes.
The A16 TSMC process will provide 8-10% speed improvement at the same supply voltage as the N2P 2nm process, 15-20% power reduction at the same speed, and up to 1.10X chip density improvement.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Omni Design Announces Silicon Validated Data Converters on TSMC 16nm Process
- Kalray announces the Tape-Out of Coolidge on TSMC 16NM process technology
- Analog Bits Showcases PCIe Gen2 / Gen3 / Gen4 Reference Clock PHY Design Kits Available on TSMC 7nm / 12nm / 16nm / 22nm process technology
- PLDA and MegaChips announce a cooperation to design PCIe controllers and PCIe PHY IP on TSMC's 16nm Process Technology
- M31 Deploys a Full Range of IP for TSMC 16nm FFC Process
Breaking News
- Weebit Nano Q3 FY25 Quarterly Activities Report
- Codasip launches complete exploration platform to accelerate CHERI adoption
- VSORA Raises $46 Million to Bring World's Most Powerful AI Inference Chip to Market
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
Most Popular
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- CFX 0.13μm eFuse OTP IP has been applied in the mass production of over 15,000 CMOS image sensors
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications