Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
Novel Power Management such as LDO, Droop Detector, Low-Jitter and Pinless Clocking and High-Accuracy PVT Sensor IP’s
Highlights of the Demos
- High-accuracy PVT Sensors, High-Performance Clocks, Droop Detectors, and more on the TSMC N2P
- Programmable LDO, Droop Detector, High-Accuracy Sensors, Low-Jitter LC PLL and more on the TSMC N3P
- Automotive Grade Pinless High-Accuracy PVT, Pinless PLL, PCIe SERDES on the TSMC N5A
Sunnyvale, CA, April 21, 2025 – Analog Bits (www.analogbits.com), the industry’s leading provider of low-power mixed-signal IP (Intellectual Property) solutions will be demonstrating its newest LDO, power supply droop detectors, embedded clock LC PLL’s on the TSMC N3P process, and clocking, high-accuracy PVT and droop detectors on the TSMC N2P process at the Analog Bits booth at the TSMC 2025 North America Technology Symposium in Santa Clara, California. This demonstration will showcase Analog Bits’ industry-leading portfolio of Mixed-Signal IP in TSMC’s advanced 5nm, 3nm, and 2nm processes.
“Analog Bits is pleased to be an early partner qualifying IPs on TSMC’s N3P and N2P testchips enabling a complete power performance architecture for our customers,” said Mahesh Tirupattur, CEO at Analog Bits. “Whether you are designing advanced datacenters, AI/ML applications, or automotive SoC’s managing power is not an after-thought, it has to be done right at the architectural phase. We have collaborated and trailblazed on our IP development with advanced customers to pre-qualify novel power management IP’s such as LDO, Droop Detectors, and high-accuracy sensors along with our sophisticated PLL’s for low jitter. Come and see our latest demos and also sample Analog Bits 2024 holiday wine at our booth.”
When April 23rd, 2025
Register at: https://pr.tsmc.com/english/events/tsmc-events
Location Santa Clara Convention Center, Booth #716
The company will also be participating in other locations of the TSMC Technology Symposium around the world.
Analog Bits, Inc. is the leading supplier of a broad portfolio of mixed-signal IP with a reputation for easy and reliable integration into advanced SoCs. Our products include precision clocking macros, power and temperature sensors including LDO and regulators, programmable interconnect solutions such as multi-rate SERDES and programmable I/O’s. With billions of IP cores fabricated in customer silicon, from 0.35 micron to 2nm processes, Analog Bits has an outstanding heritage of first-time-working IP’s that lower risk.
|
Related News
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Analog Bits to Demonstrate Working Silicon on TSMC N3E Process at TSMC 2023 North America Technology Symposium
- Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
- Analog Bits to Demonstrate Pinless PLL and Sensor IP's in TSMC N5 Process at TSMC 2022 North America Technology Symposium
- Analog Bits to Demonstrate 5nm IP Silicon at TSMC 2021 Online Technology Symposium
Breaking News
- Agile Analog appoints CEO to drive growth
- Numem Appoints Former Intel Executives to Leadership Team
- Optimized SAR ADCs, Sigma-Delta ADCs, DACs, and Audio CODECs for IoT, MCU, SoC, and Consumer Applications
- Enabled on makeChip and powered by Racyics, the SpiNNaker2 chip forms the core of the newly launched SpiNNcould supercomputer!
- Semidynamics Announces Cervell™ All-in-One RISC-V NPU Delivering Scalable AI Compute for Edge and Datacenter Applications
Most Popular
- Keysight EDA and Intel Foundry Collaborate on EMIB-T Silicon Bridge Technology for Next-Generation AI and Data Center Solutions
- IC'Alps joins Intel Foundry Accelerator program as Value Chain Alliance (VCA) and Design Services Alliance (DSA) partner
- Intel Foundry Gathers Customers and Partners, Outlines Priorities
- Weebit Nano and DB HiTek to demonstrate chips integrating Weebit ReRAM at PCIM 2025
- Semidynamics Announces Cervell™ All-in-One RISC-V NPU Delivering Scalable AI Compute for Edge and Datacenter Applications
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |