Design & Reuse
20 IP
1
0.7246
LPDDR DFI Verification IP
LPDDR DFI Verification IP provides an smart way to verify the LPDDR DFI component of a SOC or a ASIC. The SmartDV s LPDDR DFI Verification IP is fully...
2
0.7246
LPDDR Memory Model
LPDDR Memory Model provides an smart way to verify the LPDDR component of a SOC or a ASIC. The SmartDV s LPDDR memory model is fully compliant with st...
3
0.7246
LPDDR2 DFI Verification IP
LPDDR2 DFI Verification IP provides an smart way to verify the LPDDR2 DFI component of a SOC or a ASIC. The SmartDV s LPDDR2 DFI Verification IP is fu...
4
0.7246
LPDDR2 Memory Model
LPDDR2 Memory Model provides an smart way to verify the LPDDR2 component of a SOC or a ASIC. The SmartDV s LPDDR2 memory model is fully compliant with...
5
0.7246
LPDDR3 DFI Verification IP
LPDDR3 DFI Verification IP provides an smart way to verify the LPDDR3 DFI component of a SOC or a ASIC. The SmartDV s LPDDR3 DFI Verification IP is fu...
6
0.7246
LPDDR3 Memory Model
LPDDR3 Memory Model provides an smart way to verify the LPDDR3 component of a SOC or a ASIC. The SmartDV s LPDDR3 memory model is fully compliant with...
7
0.7246
LPDDR4 DFI Verification IP
LPDDR4 DFI Verification IP provides an smart way to verify the LPDDR4 DFI component of a SOC or a ASIC. The SmartDV s LPDDR4 DFI Verification IP is fu...
8
0.7246
LPDDR4 Memory Model
LPDDR4 Memory Model provides an smart way to verify the LPDDR4 component of a SOC or a ASIC. The SmartDV s LPDDR4 memory model is fully compliant with...
9
0.7246
LPDDR5 DFI Verification IP
LPDDR5 DFI Verification IP provides an smart way to verify the LPDDR5 DFI component of a SOC or a ASIC. The SmartDV s LPDDR5 DFI Verification IP is fu...
10
0.7246
LPDDR5 Memory Model
LPDDR5 Memory Model provides an smart way to verify the LPDDR5 component of a SOC or a ASIC. The SmartDV s LPDDR5 memory model is fully compliant with...
11
0.0
LPDDR2 Memory VIP
DDR-Xactor is a comprehensive memory VIP solution portfolio for DDR4/3, LPDDR3/2, RDIMM/LRDIMM, DFI-PHY used by SoC and memory controller designers us...
12
0.0
LPDDR3 Memory VIP
DDR-Xactor is a comprehensive memory VIP solution portfolio for DDR4/3, LPDDR3/2, RDIMM/LRDIMM, DFI-PHY used by SoC and memory controller designers us...
13
0.0
LPDDR3 Verification IP
Truechip's LPDDR3 Verification IP provides an effective & efficient way to verify the components interfacing with LPDDR3 interface of an ASIC/FPGA or ...
14
0.0
LPDDR4 Verification IP
Truechip's LPDDR4 Verification IP provides an effective & efficient way to verify the components interfacing with LPDDR4 interface of an ASIC/FPGA or ...
15
0.0
Synopsys Verification IP for LPDDR2
...
16
0.0
Synopsys Verification IP for LPDDR2
Synopsys® VC Verification IP for the JEDEC LPDDR2 memory protocol specification provides a comprehensive set of protocol, methodology, verification an...
17
0.0
Synopsys Verification IP for LPDDR3
Synopsys® VC VerificationIP for the JEDEC LPDDR3 memory protocol specification provides a comprehensive set of protocol, methodology, verification and...
18
0.0
Synopsys Verification IP for LPDDR4
Synopsys® VC Verification IP for the JEDEC LPDDR4 memory protocol specification provides a comprehensive set of protocol, methodology, verification an...
19
0.0
Synthesizable LPDDR3 Bus Functional Model
...
20
0.0
Synthesizable LPDDR4 Bus Functional Model
...