English
New Verification IP
-
Gen Z Verification IP
- Multiple Physical Layers supported which can be selected as per medium
- Capable of Power Management and support for all low power states
-
SD Card Verification IP
- Compatible with all the versions V1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 6.10, 7.00
- Supports all Capacity of Memory i.e.
- Standard Capacity SD Memory Card (SDSC)
-
SD Express Card Verification IP
- Compliant to SD Specification v7.00
- SD Express card supports NVMe protocol over PCIe Interface
- Supports SD and PCIe Mode
-
TS5 Verification IP
- Implemented in native OpenVera, Verilog, SystemC and SystemVerilog.
- Supported RVM, AVM, VMM, OVM, UVM and non-standard verify env.
-
HBM2E Memory Model
- Supports HBM2E memory devices from all leading vendors.
- Supports 100% of HBM2E protocol standard specification.
-
OpenCAPI Verification IP
- Compliant with OpenCAPI Specification versions 3.0 and 3.1
- Complete OpenCAPI Tx/Rx functionality.
- Supports the Data Link Layer and Transaction Layer of OpenCAPI Specification.
-
AMBA AXI5 Verification IP
- Compliant to the latest ARMâ„¢ AMBA AXI5 & AXI5 lite.
- Compatible to AXI3, AXI4 Protocol Specification v2.0 referred to as AXI4, AXI4-Lite and AXI4 Stream.
-
JESD204C Verification IP
- Compliant to the latest JESD204C specification by JEDEC
- Backward compatible to all the previous versions of JESD204
-
PCIe Gen 5 Verification IP
- Available in native SystemVerilog (UVM/OVM/VMM) and Verilog
-
Synthesizable MIPI I3C Bus Functional Model
- Fully MIPI I3C specification functionality compliant reporting any non-compliance issues
- Fully synthesizable SystemVerilog/Verilog RTL
-
Synthesizable LPDDR3 Bus Functional Model
-
Synthesizable DDR3 Bus Functional Model
- Fully JEDEC spec functionality compliant and reports any non-compliance issues
- Fully cycle accurate model
Top Verification IP
-
1
SD Card Verification IP
- Compatible with all the versions V1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 6.10, 7.00
- Supports all Capacity of Memory i.e.
- Standard Capacity SD Memory Card (SDSC)
-
2
UART UVM Verification IP
-
3
Gen Z Verification IP
- Multiple Physical Layers supported which can be selected as per medium
- Capable of Power Management and support for all low power states
-
4
AMBA AHB and APB Bus Monitor
- Compliant with the AMBA 2.0 specification
- Supports AMBA AHB and AMBA APB
-
5
HBM2E Memory Model
- Supports HBM2E memory devices from all leading vendors.
- Supports 100% of HBM2E protocol standard specification.
-
6
I2C Verification IP (VIP)
-
7
I2C Master and Slave OVM/UVM Verification IP
- Highly Flexible, Independent and Configurable I2C Master VIP
- Proven against Silicon Proven VIP
-
8
AMBA 4 AXI Verification IP with compliance testsuite
-
9
MIPI CSI-2 Verification IP with Compliance testsuite
-
10
AMBA 3 AHB-Lite Verification IP
- Compliant to AMBA®3 AHB-Lite specifications from ARM
- Support for all type of AMBA AHB devices: Master Agent, Slave Agent
-
11
AMBA AHB Verification IP (VIP)
- AMBA Specification v2.0, AMBA 3 AHB-Lite Protocol specification v1.0, AMBA 5 AHB5 specification update, and ARMv6 AMBA Extensions
-
12
VC Verification IP for AMBA 4 AXI
¹ Top Verification IP Over the Last Two Weeks (Last update: Dec. 9)
IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Verification IP Catalog