English
New Verification IP
-
GDDR6 UVM Verification IP
- Fully compliance with JEDEC Specification JESD250A.
- Support DQ data rate up to 12 Gbps per pin.
- Support Low powe mode features.
-
USB4 Verification IP (VIP)
- Support verification of all protocol layers and configurations
- Callback-based error injection capability for creation of illegal stimulus from the VIP.
-
VC Verification IP for CPRI
- CPRI specification 7.0
- Single agent, can be configured as RE or REC
- Multiple ports, with master or slave characteristics
-
GDDR7 Memory Model
- Supports GDDR7 memory devices from all leading vendors.
- Supports 100% of GDDR7 protocol draft JEDEC specification.
-
TileLink Verification IP
- Supports TileLink Master, TileLink Slave, TileLink Interconnect, TileLink Monitor and TileLink Checker.
-
Ethernet-TSN Verification IP
- Faster testbench development and more complete verification of Ethernet-TSN designs
- Easy to use command interface simplifies testbench control and configuration of TX and RX
-
Gen Z Verification IP
- Multiple Physical Layers supported which can be selected as per medium
- Capable of Power Management and support for all low power states
-
SD Card Verification IP
- Compatible with all the versions V1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 6.10, 7.00
- Supports all Capacity of Memory i.e.
- Standard Capacity SD Memory Card (SDSC)
-
SD Express Card Verification IP
- Compliant to SD Specification v7.00
- SD Express card supports NVMe protocol over PCIe Interface
- Supports SD and PCIe Mode
-
TS5 Verification IP
- Implemented in native OpenVera, Verilog, SystemC and SystemVerilog.
- Supported RVM, AVM, VMM, OVM, UVM and non-standard verify env.
-
HBM2E Memory Model
- Supports HBM2E memory devices from all leading vendors.
- Supports 100% of HBM2E protocol standard specification.
-
OpenCAPI Verification IP
- Compliant with OpenCAPI Specification versions 3.0 and 3.1
- Complete OpenCAPI Tx/Rx functionality.
- Supports the Data Link Layer and Transaction Layer of OpenCAPI Specification.
Top Verification IP
-
1
AMBA AXI4 Verification IP
-
2
AMBA 3 APB Verification IP with compliance testsuite
-
3
HBM2E Memory Model
- Supports HBM2E memory devices from all leading vendors.
- Supports 100% of HBM2E protocol standard specification.
-
4
I2C Master and Slave OVM/UVM Verification IP
- Highly Flexible, Independent and Configurable I2C Master VIP
- Proven against Silicon Proven VIP
-
5
UART UVM Verification IP
-
6
eMMC 5.0 Memory Model
-
7
AXI VIP (AXI4 + AXI4 Stream + ACE + AXI3)
- Comprehensive support for AMBA AXI3, AXI4, AXI4-Lite, AXI4 Stream, and ACE including BFMs for master, slave, and N-port interconnect
-
8
APB UVM/OVM 4.0/3.0 SV Slave Verification IP
-
9
SRIO 3.0 Verification IP (VIP)
-
10
SH1636 SERDES Gigabit Ethernet Transceivers, VITAL Model
-
11
GDDR6 UVM Verification IP
- Fully compliance with JEDEC Specification JESD250A.
- Support DQ data rate up to 12 Gbps per pin.
- Support Low powe mode features.
-
12
APB 4.0/3.0 UVM/OVM SV Master Verification IP
- Configurable DataSize
- Configurable PSELx
- Supports Unaligned Address access
¹ Top Verification IP Over the Last Two Weeks (Last update: Jun. 16)
IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Verification IP Catalog