Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Register
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Search News
Keyword
Category
Foundry
Chiplet / Multi-Die
Design IP
RISC-V
Artificial Intelligence
Automotive
Internet of Things
Security
Networking
Audio / Video
Automotive News
BrainChip Ships First BrainChip Accelerator To a Major European Car Maker for Evaluation in ADAS and AV Systems
(Monday, October 23, 2017)
New ASIL-B Ready ISO 26262 Certified VESA DSC IP Cores Launched by Hardent
(Monday, October 23, 2017)
Xylon Presents New Modular Video Logger
(Wednesday, October 18, 2017)
Xylon Showcases the New Modular Video Data Logger at Automotive Testing Expo North America 2017
(Wednesday, October 18, 2017)
Synopsys and NXP Extend Multiyear Automotive Center of Excellence Collaboration for NXP S32 Automotive Processing Platform
(Tuesday, October 17, 2017)
NXP Announces New Automotive Processing Platform that Brings Future Vehicles to Market Faster
(Sunday, October 15, 2017)
Cadence Achieves TUV SUD's First Comprehensive "Fit for Purpose - TCL1" Certification in Support of Automotive ISO 26262 Standard
(Tuesday, October 10, 2017)
New Development Kit from Xylon Accelerates Design of Embedded Multi-Camera Vision Systems
(Sunday, September 24, 2017)
Synopsys Interface IP Portfolio on 16-nm FinFET Process Meets Stringent Automotive AEC-Q100 Grade 1 Temperature Requirements
(Monday, July 31, 2017)
VeriSilicon's Vivante Vision Processor IP Enables ADAS for Mass Market
(Tuesday, July 11, 2017)
Nagoya University and Cadence Collaborate to Port AUTOSAR-Compliant TOPPERS Automotive Kernel to Tensilica Processors and DSPs
(Monday, July 10, 2017)
|
Previous
|
16
Did you miss last D&R News Alerts ?