Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Subscribe to D&R SoC News Alert
Register
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Search News
Keyword
Category
Foundry
Chiplet / Multi-Die
Design IP
RISC-V
Artificial Intelligence
Automotive
Internet of Things
Security
Networking
Audio / Video
Chiplet / Multi-Die News
Chiplets Get a Formal Standard with UCIe 1.0
(Sunday, April 10, 2022)
Chiplets Get a Formal Standard with UCIe 1.0
(Sunday, April 10, 2022)
VeriSilicon Joins the Universal Chiplet Interconnect Express Industry Consortium
(Sunday, April 3, 2022)
eTopus Announces PCIe IP Gen 1-6 and 800G Support For 7/6nm With Support For SoC & Chiplet Clients
(Monday, March 28, 2022)
GUC Announces 2.5D and 3D Multi-Die APT Platform for AI, HPC, Networking ASICs
(Wednesday, March 9, 2022)
Leaders in Semiconductors, Packaging, IP Suppliers, Foundries, and Cloud Service Providers Join Forces to Standardize Chiplet Ecosystem
(Wednesday, March 2, 2022)
eTopus Announces Collaborative IP Platform for Rapid and Economical Deployment of Chiplets
(Tuesday, February 1, 2022)
CEVA Introduces Security IP for Die-to-Die Communication Between Chiplets
(Tuesday, January 25, 2022)
CXL Consortium Showcases First Public Demonstrations of Compute Express Link Technology at SC21
(Thursday, November 18, 2021)
Analog Bits to Demonstrates Low Latency PCIe/CXL Gen 5 on Samsung 8nm at SAFE Forum 2021
(Monday, November 15, 2021)
Heterogeneous Computing Is About Optimizing Resources
(Sunday, November 7, 2021)
Blue Cheetah Bunch-of-Wires (BoW) Chiplet Interface Solution Targets Rapid Flexibility, Scalability, and Low Overhead
(Thursday, October 28, 2021)
Alphawave IP announces production availability of new PCIe-CXL solution on TSMC N5 process for storage and broader chiplet market
(Tuesday, October 12, 2021)
Rambus Advances Server Memory Performance with the Industry's First 5600 MT/s DDR5 Registering Clock Driver
(Tuesday, October 12, 2021)
Interlaken IP Core for high-speed chip-to-chip applications is now available
(Wednesday, October 6, 2021)
Cadence Accelerates System Innovation with Breakthrough Integrity 3D-IC Platform
(Wednesday, October 6, 2021)
Synopsys Accelerates Multi-Die Designs with Industry's First Complete HBM3 IP and Verification Solutions
(Wednesday, October 6, 2021)
Rambus Delivers CXL 2.0 Controller with Industry-leading Zero-Latency IDE
(Tuesday, October 5, 2021)
Chiplet Strategy is Key to Addressing Compute Density Challenges
(Tuesday, September 28, 2021)
Amphenol ICC Develops 112Gb/s Interconnect Technology with eTopus Products for High Speed IP Solutions
(Tuesday, September 14, 2021)
Arteris IP FlexNoC Interconnect Licensed for Use in SK Telecom SAPEON AI Chips
(Monday, September 6, 2021)
GUC Announces Industry Highest Bandwidth and Power Efficient Die-to-Die (GLink 2.0) Total Solution
(Monday, August 30, 2021)
Hirose and eTopus Technology Develop Combined 112Gbps Interconnect Solution for AI Training Applications
(Tuesday, August 17, 2021)
|
Previous
|
4
Did you miss last D&R News Alerts ?