Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Subscribe to D&R SoC News Alert
Register
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Search News
Keyword
Category
Foundry
Chiplet / Multi-Die
Design IP
RISC-V
Artificial Intelligence
Automotive
Internet of Things
Security
Networking
Audio / Video
RISC-V News
Codasip Adopts Imperas for RISC-V Processor Verification
(Sunday, November 21, 2021)
Imperas Models - reference for the newly ratified RISC-V Specifications
(Wednesday, November 17, 2021)
Reference models for newly ratified RISC-V Specifications
(Wednesday, November 17, 2021)
RISC-V Low-Power Embedded Processor IP Core Now Available from CAST
(Tuesday, November 16, 2021)
NSITEXE DR1000C, a RISC-V based parallel processor IP with vector extension (DFP: Data Flow Processor) has been licensed for Renesas' new RH850/U2B Automotive MCUs
(Monday, November 8, 2021)
Kneron Edge AI SoC Powered by Andes RISC-V Processor Core D25F
(Monday, November 8, 2021)
Codasip expands ecosystem with XtremeEDA
(Wednesday, November 3, 2021)
Codasip appoints Brett Cline to drive company growth worldwide
(Monday, November 1, 2021)
Truechip Introduces Silicon IP For Network on Chip (NoC) Focussed For Tilelink RISC-V Chips
(Thursday, October 28, 2021)
SiFive has briefly pulled back the curtains on its most powerful Risc-V processor yet.
(Wednesday, October 27, 2021)
Codasip Founder Karel Masarik elected to RISC-V Technical Steering Committee
(Wednesday, October 27, 2021)
Codasip boosts Studio processor design tools with AXI automation
(Monday, October 25, 2021)
Codasip boosts custom RISC-V performance in latest tool
(Monday, October 25, 2021)
New Allwinner RISC-V Chip Uncovered on Tiny Board
(Monday, October 25, 2021)
IAR Systems extends functional safety offering for RISC-V with leading build tools for Linux
(Sunday, October 24, 2021)
Functional safety tools certified on RISC-V
(Sunday, October 24, 2021)
De-RISC, the H2020 project which will create the first RISC-V fully European platform for aerospace, celebrates its second anniversary
(Tuesday, October 19, 2021)
RISC-V player announces expansion of US operation
(Tuesday, October 12, 2021)
Green Hills Software Expands INTEGRITY Support to Include RISC-V Architecture
(Wednesday, October 6, 2021)
Intel backs RISC-V for Nios FPGA processor
(Wednesday, October 6, 2021)
Codasip Announces UK Hiring for RISC-V Development
(Monday, October 4, 2021)
Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
(Monday, September 27, 2021)
6,000 RISC-V Cores on a Xilinx FPGA Break the CoreScore World Record
(Monday, September 27, 2021)
EPI EPAC1.0 RISC-V Test Chip Samples Delivered
(Tuesday, September 21, 2021)
RISC-V to Shake Up $8.6B Semiconductor IP Market
(Monday, September 20, 2021)
RISC-V Launches the Open Hardware Diversity Alliance
(Sunday, September 19, 2021)
Synopsys Accelerates Most Stringent Functional Safety Certification of NSITEXE RISC-V Parallel Processor IP
(Monday, September 13, 2021)
Andes Technology Corp. Brings Its Broad Family of RISC-V CPU IP to the Silicon Catalyst Semiconductor Incubator
(Tuesday, September 7, 2021)
Nvidia CUDA Software Gets Ported to Open-Source RISC-V GPGPU Project
(Monday, September 6, 2021)
Apple exploring open-source RISC-V chips, but almost certainly not instead of ARM
(Thursday, September 2, 2021)
Semiconductor veterans gather to design customizable, chiplet-based RISC-V server processors
(Tuesday, August 31, 2021)
Haawking licenses SEGGER's emRun for RISC-V
(Monday, August 30, 2021)
Imagination Technologies to design RISC-V cores
(Friday, August 27, 2021)
Esperanto Technologies Unveils Energy-Efficient RISC-V-Based Machine Learning Accelerator Chip
(Tuesday, August 24, 2021)
Andes Technology and Cyberon Collaborate to Provide Edge-Computing Voice Recognition Solution on DSP-capable RISC-V Processors
(Wednesday, August 18, 2021)
Edge-computing voice recognition on DSP-capable RISC-V processors
(Wednesday, August 18, 2021)
RISC-V wireless chip with Adaptive Body Bias reaches pW power
(Monday, August 16, 2021)
RISC-V CEO: Biggest opportunity to change computing since the 1980s
(Sunday, August 15, 2021)
Mythic Licenses Codasip's L30 RISC-V Core for Next-Generation AI Processor
(Monday, August 9, 2021)
Researchers Develop RISC-V Chip for Quantum-Resistant Encryption
(Monday, August 9, 2021)
StarFive to release open source single board platform Q3 2021
(Tuesday, August 3, 2021)
SiFive speeds up RISC-V U74 cores as Canaan unveils a 3-TOPS Kendryte K510
(Monday, August 2, 2021)
Collaboration looks to accelerate functional safety development for RISC-V
(Sunday, August 1, 2021)
NSITEXE Announces a RISC-V 32bit CPU supporting ISO26262 ASIL D
(Sunday, August 1, 2021)
The 2021 RISC-V Summit to Co-Locate with the 58th Design Automation Conference (DAC) in San Francisco
(Tuesday, July 27, 2021)
Is RISC-V the Future?
(Monday, July 26, 2021)
CAES Receives Contract from Vinnova to Advance High Performance RISC-V Space Computing
(Monday, July 19, 2021)
Agile Analog joins RISC-V International as a strategic member
(Monday, July 19, 2021)
Russia To Build RISC-V Processors for Laptops: 8-core, 2 GHz, 12nm, 2025
(Tuesday, July 13, 2021)
RISC-V based XiangShan processor poses another threat to Intel
(Monday, July 12, 2021)
|
Previous
|
12
|
13
|
14
|
...
|
Next
|
Did you miss last D&R News Alerts ?