Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC Days 2019
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC Days 2019
Search News
Keyword
Category
Foundry
Chiplet / Multi-Die
Design IP
Design Platform and Service
Processor
RISC-V
Artificial Intelligence
Automotive
Internet of Things
Security
Networking
Audio / Video
eFPGA / FPGA
Business
RISC-V News
E4 Computer Engineering joins RISC-V International
(Monday, May 2, 2022)
Tackling the challenges of RISC-V
(Sunday, May 1, 2022)
India launches Digital India RISC-V (DIR-V) program for next generation Microprocessors to achieve commercial silicon & Design wins by December'2023
(Tuesday, April 26, 2022)
ZAYA and Andes Technology Offer Certifiable TEE Security for RISC-V Based Systems
(Monday, April 25, 2022)
Indian startup Calligo leverages POSIT with RISC-V for high-performance computing
(Sunday, April 24, 2022)
Alibaba Cloud Announced Progress in Porting Android Functions onto RISC-V
(Sunday, April 24, 2022)
RISC-V Startup Esperanto Technologies Samples First AI Silicon
(Tuesday, April 19, 2022)
Rapid Silicon Licenses AndesCore D45 with DSP/SIMD extensions and Andes Custom Extension Framework
(Tuesday, April 19, 2022)
Andes Enters RISC-V CPU IP Market in India with Partner Excelmax
(Monday, April 11, 2022)
China opens new research institute to develop RISC-V processor project
(Sunday, April 10, 2022)
Andes Releases AndeSight IDE v5.1 to Simplify Software Development for RISC-V Heterogeneous Multiprocessor and AI
(Wednesday, April 6, 2022)
Can SiFive thrive? Chip designer needs a strong RISC-V ecosystem to succeed
(Monday, April 4, 2022)
Why Did Intel x86 Beat RISC Processors in the 1990s?
(Friday, April 1, 2022)
RISC-V takes steps to minimize fragmentation
(Thursday, March 31, 2022)
AMD may be looking towards RISC-V in future CPUs
(Tuesday, March 29, 2022)
Ashling to supply toolchain for MIPS RISC-V cores
(Monday, March 28, 2022)
RISC-V is coming to the internet of things
(Sunday, March 27, 2022)
MIPS Chooses Ashling's RiscFree Toolchain for its RISC-V ISA Compatible IP Cores
(Sunday, March 27, 2022)
RISC-V Processor Core of Fraunhofer IPMS now ready for Edge AI
(Wednesday, March 16, 2022)
IAR Systems extends powerful RISC-V solutions with 64-bit support
(Sunday, March 13, 2022)
Codasip University Program spurs innovation and boosts curriculums
(Sunday, March 13, 2022)
SEGGER collaborates with HPMicro making Embedded Studio for RISC-V available at no cost
(Wednesday, March 9, 2022)
Andes Technology Announces over 10 Billion Cumulative Shipments of Andes-Embedded SoCs and Records All-Time High Annual and Monthly Revenue in 2021
(Monday, March 7, 2022)
Renesas expands options with Andes-based RISC-V MPU
(Sunday, March 6, 2022)
Open standard for RISC-V verification is announced at DVCon
(Wednesday, March 2, 2022)
RISC-V AI Chips Are Joining GPU Race for AI Processing
(Tuesday, March 1, 2022)
Imperas unifies new RISC-V verification ecosystem with RVVI
(Tuesday, March 1, 2022)
Renesas Pioneers RISC-V Technology With RZ/Five General-Purpose MPUs Based on 64-Bit RISC-V CPU Core
(Monday, February 28, 2022)
Imperas announces RISC-V Physical Memory Protection (PMP) Architectural Validation test suite for high quality security applications
(Sunday, February 27, 2022)
Taking a RISC: Expanding Chip Options
(Sunday, February 27, 2022)
RISC-V AI Chips Will Be Everywhere
(Wednesday, February 23, 2022)
Codasip's latest RISC-V embedded cores enable AI/ML edge customization
(Wednesday, February 23, 2022)
China's StarFive Technology to invest RM250m to set up design centre in Penang
(Friday, February 18, 2022)
Andes Technology Is the First RISC-V Vendor to Accomplish ISO 26262 Functional Safety ASIL D Development Process Certification with SGS-TÜV Saar
(Monday, February 14, 2022)
A Big Week for RISC-V
(Sunday, February 13, 2022)
Intel Invests in Foundry Ecosystem, Embraces RISC-V
(Wednesday, February 9, 2022)
Intel Announces Billion-Dollar Development Fund, Boosts RISC-V Processors
(Tuesday, February 8, 2022)
Andes Technology Corp. and Intel Foundry Services Bring RISC-V Solutions to Build an Open Ecosystem
(Monday, February 7, 2022)
Intel Corporation Makes Deep Investment in RISC-V Community to Accelerate Innovation in Open Computing
(Sunday, February 6, 2022)
SiFive Partners with Intel to Spark Innovation in High-Performance RISC-V Platforms
(Sunday, February 6, 2022)
Looking Back on 2021: Strong Growth Momentum of RISC-V Market
(Sunday, February 6, 2022)
India goes RISC-V with VEGA processors
(Thursday, February 3, 2022)
Helping to lead the RISC-V revolution
(Sunday, January 30, 2022)
Imagination GPU cleared for RISC-V CPU compatibility, licensed to chip designers
(Wednesday, January 26, 2022)
SmartDV and NSITEXE Sign Agreement to Deploy NSITEXE's RISC-V 32bit CPU Core throughout North America, China, India, Taiwan
(Wednesday, January 26, 2022)
NucleiSys Adopts Breker's System Coherency TrekApp
(Monday, January 24, 2022)
NSITEXE taps Green Hills for RISC-V safety software
(Sunday, January 23, 2022)
NSITEXE and Green Hills Software Partner on RISC-V Solutions
(Tuesday, January 18, 2022)
Imagination and Andes jointly validate GPU with RISC-V CPU IP
(Monday, January 17, 2022)
Deep Vision Adopts SiFive RISC-V to Add OpenCV-Enabled AI Support
(Sunday, January 16, 2022)
|
Previous
|
13
|
14
|
15
|
...
|
Next
|
Did you miss last D&R News Alerts ?