Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Search News
Keyword
Category
Foundry
Chiplet / Multi-Die
Design IP
Design Platform and Service
Processor
RISC-V
Artificial Intelligence
Automotive
Internet of Things
Security
Networking
Audio / Video
eFPGA / FPGA
Business
Wednesday, January 29, 2020
High-Bandwidth Accelerator Access to Memory: Enabling Optimized Data Transfers with RISC-V
Creonic Joins German Center for Satellite Communications (DESK)
Xilinx Reports Fiscal Third Quarter 2020 Results
Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with targeted applications in DMA Streaming of Video and Data over PCIe or UDP/IP Network Interface.
Tuesday, January 28, 2020
EU announces strict 5G guidelines amid security risks
UK Approves Huawei 5G Equipment with Restrictions
Lattice Semiconductor Showcases Low Power FPGA-based AI/ML Solutions at tinyML Summit
Thales unveils Cybels Analytics AI-based platform to detect complex cyberattacks
SoM is built around multi-core RISC-V SoC FPGA
Monday, January 27, 2020
Ethernet Enables Higher Data Rates for Space Applications
Intel Moving Select CPU Manufacturing to GlobalFoundries
QuickLogic Announces Restructuring Plan to Reduce Operating Expenses in Order to Achieve Profitability Goals for Fiscal Year 2020
Arteris IP Adds 17 New Licensees, Revenue Exceeds $31M in 2019
Rambus Reports Fourth Quarter and Fiscal Year 2019 Financial Results
Cobham Gaisler successfully verifies its first RISC-V processor, NOEL-V, using Aldec's Riviera-PRO for HDL Simulation
Sunday, January 26, 2020
Why Imagination Technologies has joined the FIDO Alliance
Former Google and Tesla Engineer Chris Lattner to Lead SiFive Platform
proteanTecs Announces Live Webinar on In-Field Failure Prediction Based on IC Deep Data Monitoring
Flex Logix EFLX 1K eFPGA Core Design Kits Available Now For TSMC 40nm ULP And 40nm LP Process Technologies
Kneron raises $40m for next-gen Edge AI chip
WiLAN Awarded $85.23M in Apple Re-Trial
Saturday, January 25, 2020
ESP Open Source Research Platform Enables the Design of RISC-V & Sparc SoC's with Accelerators
Thursday, January 23, 2020
Lattice Diamond FPGA Development Tool Receives Key Industrial and Automotive Functional Safety Certifications
North American Semiconductor Equipment Industry Posts December 2019 Billings
Wednesday, January 22, 2020
Top 4 ways the food industry can implement IoT
Ada and RISC-V Secure Nvidia's Future
Synopsys Announces New ARC HS4x/4xD Development Kit to Speed Software Development
26 of 33 IC Products Forecast to Demonstrate Positive Growth in 2020
Intel joins CHIPS Alliance to promote Advanced Interface Bus (AIB) as an open standard
Apple, Huawei Use TSMC, But Their 7nm SoCs Are Different
Ciaran Kennedy and Himesh Soneji join Enyx
Groq Hardware Now Available on Nimbix Cloud
Tuesday, January 21, 2020
Himax Launches HM0360 1/6" VGA Ultra Low Power CMOS Image Sensor for AIoT and Computer Vision Applications
Synopsys and Finastra Partner to Secure Financial Services App Ecosystem
Silex Insight and Argo collaborate on ensuring the complete security for smart meters in South-Korea
Monday, January 20, 2020
New RISC-V Solution: SAFERTOS for IAR Embedded Workbench for RISC-V
Xilinx Files Patent Infringement Lawsuit Against Analog Devices
sureCore Opens Low Power Memory Compiler Access
Arteris IP FlexNoC Interconnect and AI Package Licensed by Vastai Technologies for Artificial Intelligence Chips
Allegro DVT Unveils the Industry's First VVC Compliance Test Bitstreams
Previous
|
Next
Did you miss last D&R News Alerts ?