OTP/eMTP: Ultra low power 16 bit to 2 Kbit bit NVM in 180nm Standard Logic CMOS process

SoC Silicon and Software Design Cost Analysis: Costs for Higher Complexity Continue to Rise
AMD Unveils Server Strategy and Roadmap
A need for static and dynamic Low Power Verification
Design Ecosystem Collaboration... Priceless!
The Future Of Process Is Wide Open
|
Yawn... New EDA Leader Results Are ComingSemiWiki - Randy SmithJan. 21, 2013 |
We will soon start to see the quarterly financial reporting installments of the “Big 3” public EDA companies. I predict they will be as boring as usual. I am not sure if I would want it any differently though.
Back in the 90s there were times when it was truly interesting to wait to see what Cadence, Mentor, or later Synopsys, might announce. I still have my brass-plated letter opener which Cadence gave to every employee in September 1990 when Cadence moved to the NYSE. Heck I even was excited to see the SVR (Silicon Valley Research, aka Silvar-Lisco) announcements. It was exciting to follow the industry then.
© 2013 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

