HEVC/H.265 Main10 Profile Codec IP for UHD(4K)
INSIDE Secure SafeXcel-IP-57-HMAC MD5/SHA-1/SHA-2 Accelerator Family
soft eFPGA IP
LVDS/miniLVDS Combo Transmitter
Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation
Mixel's MIPI C-PHY/D-PHY Combo IP is Silicon-Proven in Multiple Nodes
Achronix Speedcore Custom Blocks Supercharge Data Acceleration Systems
Power Management for Internet of Things (IoT) System on a Chip (SoC) Development
Reduce Time to Market for FPGA-Based Communication and Datacenter Applications
Designing for safety and security in a connected system
Are We There Yet? Metric-Driven Signoff
USB Audio Device Class 3.0 and Elon's Neural Interface
Linley Gwennap on the Microprocessor Market
D&R welcomes any and all feedback on our Web site: comments, questions and suggestions are welcome
© 2017 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Visit our new Partnership Portal for more information.
Suppliers, list your IPs for free.
English
