D&R Industry Articles

Featured Article

Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)

SoC (System-on-Chip) Verification effort mainly includes three key phases: Planning, Development and Verification. Planning phase includes preparing verification strategy in terms of Test plan, Coverage plan and Assertion plan. Verification of complex SoC requires all micro level data (i.e. Individual Test status in Regression, Functional and Code Coverage numbers, etc.) to be collected at a common place for better tracking.

Featured Article

Power Management for Internet of Things (IoT) System on a Chip (SoC) Development

There are many factors that must be considered when developing a custom System on a Chip (SoC) for Internet of Things (IoT) applications. Chief among these are the power management circuits on the die. Vidatronic offers this white paper to discuss these considerations and all of the various circuit blocks that can be found in this application. Vidatronic IP solutions are discussed and the benefits they bring to IoT SoC designers.

Featured Article

Reduce Time to Market for FPGA-Based Communication and Datacenter Applications

As FPGA-based realizations become bigger and more complex, synthesis tools that deliver an automated flow are the obvious choice for creating optimized designs in a timely manner.

Featured Article

Designing for safety and security in a connected system

Good embedded software has always been designed for both safety and security. However, connectivity has introduced intolerable levels of security vulnerability in safety-critical applications such as medical, autonomous vehicles, and Internet of Things (IoT) devices.

Featured Article

The case for integrating FPGA fabrics with CPU architectures

Physics restricts how much further process geometry shrinkage can take us in terms of boosting processor throughput.

Featured Article

Addressing Clock Tree Synthesis Challenges

Clock tree synthesis (CTS) plays an important role in building well-balanced clock tree, fixing timing violations and reducing the extra unnecessary pessimism in the design. The goal during building a clock tree is to reduce the skew, maintain symmetrical clock tree structure and to cover all the registers in the design. We have captured some problematic scenarios and the problem solving approaches in this article.