Browse >>
New Silicon IP
-
SPD5 HUB MIPI I3C Interface
- Time saving and Easy to integrated in your SoC
- Compliance as per JEDEC specification
-
MIPI RFFE Slave Controller v3.0
- Compliant with MIPI’s RFFE specification Rev3.0
- Small silicon footprint
- Scalable Implementation
-
Neural Processing Engine
- 30 TOPS/W
- 10-20x lower power
- 10-8x smaller die area
-
Low-power PHY IP for PCIe 4.0 on TSMC N7
- Compliant with PCIe® 4.0, 3.1, 2.1, 1.1, and PIPE specifications
- x1, x2, x4, x8, x16 lane configurations with bifurcation
-
MIPI C-PHY v2.0 /D-PHY v2.5 Combo IP in TSMC
- Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0
- Support both MIPI DSI and CSI-2 protocols
-
1000BASE-T1 & 100BASE-T1 automotive ethernet combo PHY
- GlobalFoundries, 22FDX
- Combo-PHY IP
-
RISC-V Multiprocessor - Superscalar Performance
- Multi-issue superscalar Out of Order (OOO) with Multi-threading
- Enhanced Coherence Manager with L2$
-
Digital Power Grid Overlay
- 20% to 40% Digital and Dynamic Power Reduction
- Fits into any IC Digital PowerGrid Any IP compliant
-
Automotive-Compliant MIPI CSI-2 Controller
- Supports key features of the latest MIPI CSI-2 specification
- PPI interface to MIPI C-PHY v1.2 and D-PHY v2.1
- Configurable up to 8 data lanes or 4lanes/3 trios
-
10G Unmanaged Ethernet Switch
- No configuration required
- Full-crossbar matrix among ports implemented to allow maximum throughput
-
DisplayPort Transmitter & Receiver
- Compliant to Display Port 2.0/eDP1.5.
- Dynamic support for RGB / YCbCr444 / YCbCr422 / RAW and Y only formats.
-
Non-Blocking NxN Crossbar Switch
- Low latency crossbar switch
- High throughput
- Smaller are and power
Top Silicon IP
-
1
Post-Quantum Cryptographic Processor
- FPGA proven
- Offer tuneable performance and size
- AXI4 ready
-
2
TSMC CLN7FF GLink-3D Die-to-Die Slave PHY
- Supports SoIC (3DFabric) CoW and WoW assembly
- Supports face to face and face to back with the same GDSII
-
3
Compact RISC-V Processor
- 32 bit,
- 3-stage pipeline,
- 32 registers
-
4
Enhanced Neural Processing Unit providing 4096 MACs/cycle of performance for AI applications
- Scalable real-time AI / neural processor IP with up to 3,500 TOPS performance
- Supports CNNs, RNNs/LSTMs transformers, recommender networks, etc
-
5
DisplayPort Transmitter & Receiver
- Compliant to Display Port 2.0/eDP1.5.
- Dynamic support for RGB / YCbCr444 / YCbCr422 / RAW and Y only formats.
-
6
12-bit SAR ADC TSMC
-
7
20GSa/s 12-Bit Analogue-to-Digital Converter (ADC)
-
8
SARADC, low power ADC
-
9
Non-Blocking NxN Crossbar Switch
- Low latency crossbar switch
- High throughput
- Smaller are and power
-
10
1.2V GPIO
- ESD Protection
- Latch-up Immunity:
-
11
DisplayPort 1.4a IP Core
-
12
TSMC CLN5FF Glink 2.0 Die-to-Die PHY
IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (8,000 products from more than 400 companies)