Browse >>
New Silicon IP
-
eMMC LDPC Encoder/Decoder
- Supports data rates from 50 MB/s to 9.0 GB/s.
- Enables custom LDPC core development for specific requirements.
- Wide range of codeword sizes.
-
AES GCM IP Core
- supports encryption and decryption for modes listed below:
- supports offline and online key schedule
- supports 128, 192 and 256-bit key lengths
- has masked and non-masked modes
-
PCIe 6.0 PHY for TSMC N3P
- Physical Coding Sublayer (PCS) block with PIPE interface
- Supports PCIe 6.0, encoding, backchannel initialization
- Supports PCIe Lane Margining at Receiver
-
Intra-Panel Multi Strandard TX 8nm
- COG and COF transmitter
- Data Rate : 120M ~ 4.0Gbps
- Supports Power Down and Low-Power modes during V-blank period
-
MIPI C-PHY/D-PHY Combo 2-Lane CSI-2 TX+ IP in TSMC 40ULP
- Dual mode PHY Supports MIPI Alliance Specification D-PHY v2.5 & C-PHY v2.0
- Consists of 1 Clock lane and 2 Data lanes in D-PHY mode
- Consists of 2 Data Trio in C-PHY mode
-
Camera Scaler IP - DSCALE
- Small Gate Count
- Low Band width
- Optimized for Power Saving
-
MIPI DPHY in GF 22FDSOI18 for Automotive
- Compliant with the MIPI D-PHY specification
- Fully verified hard macro
- Up to 2.5 Gb/s per lane
-
4.5GHz Fractional-N/SSC PLL
- 4nm Low Power Plus (LN04LPP) CMOS device technology
- Dual power supply of 1.2V±10% and 0.85V+5% ~ 0.75V-10%
- Operating junction temperature(Tj): -40°C ~ 125°C
-
Kintex Ultra Scale Plus NVMe Host IP
- PCIe RP and EP register configuration is done automatically.
- NVMe register configuration is done automatically.
- Able to manage 8 Name Spaces.
-
SafeSPI Controller
- Compliant to SafeSPI Rev 2.0.
- Master, slave, or monitor roles
- All frame formats
-
Adaptive Clock Generation Module for DVFS and Droop Response
- Rapid droop response
- Operates on core voltage (VDD), no VDDA required
- Application-specific telemetry
-
Highly Accurate crystal Oscillator
- 7MHz highly regulated frequency
- -40°C to +125°C Operating Temperature Range
- ±2.5% accuracy over temperature ranging from -40o to 125oC
Top Silicon IP
-
1
40G UCIe PHY IP on Samsung SF4X
- Supports data rates up to 40Gb/s and bandwidth density of 12.9Tbps/mm
- Compliant with the latest UCIe specification
-
2
UCIe Die-to-Die Chiplet Controller
- AXI over UCIe Streaming Protocol
- Link Error Detection and Retry Feature
- APB for Controller Control
-
3
PCIe 6.2 Switch
- 1 upstream port, up to 7 downstream ports
- Up to 128 lanes
- Up to x16 link width per port
-
4
PVT - Process, Voltage, and Temperature Monitor with Interrupt 7nm/6nm
- ± 4C temperature accuracy without trim
- ± 1C temperature accuracy after single room temperature trim
- Voltage monitor supports both single-ended and differential inputs, with 4:1 input mux
-
5
8.5GHz Fractional-N/SSC PLL
- 4nm Low Power Plus (LN04LPP) CMOS device technology
- Dual power supply of 1.2V±10% and 0.85V+5% ~ 0.75V-10%
- Operating junction temperature(TJ): -40°C ~ 125°C
-
6
Fractional-N Frequency Synthesizer PLL
- Wide functional range allows all frequencies in a system to be synthesized with one PLL macro
- Input & output frequency ranges greater than 1000:1
-
7
TSMC CLN7FF 7nm LPDDR5 PHY - 6400Mbps
- Supports LPDDR5
- DFI 5.1 compliant
- Supports x4, x8 and x16 DRAMs
-
8
ARINC 429 IP
- Independent Receivers (Rx) with FIFO
- Independent Transmitter (Tx) with FIFO
- Number of RX and TX line defined by Generics
-
9
Compact, low-power, 8bit ADC
- GF 22nm FDX
- High SFDR
- Compact
-
10
Standard Cell Library in TSMC (12nm~180nm)
-
11
Deskew Frequency Synthesizer PLL
-
12
Flipchip 5V Fail-Safe GPIO, 5V GPIO, 5V GPI and I2C Compliant 5V ODIO
- Fail-Safe Architecture
- Two different GPIO footprints.
- I2C Compliant ODIO
IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP Catalog