Browse >>

Search for Silicon IP

 

Additional options:

On a Specific ASIC Technology

On a Specific FPGA Technology

---

Process Node	4nm 5nm 7nm 8nm 10nm 12nm 16nm 20nm 22nm 28nm 40nm 55nm 65nm 90nm 130nm 150nm 180nm 250nm
Foundry	GLOBALFOUNDRIES HHGrace IBM LFoundry Renesas Samsung SilTerra SMIC Tower TSMC UMC X-FAB

---

APEX 20KC APEX 20KE APEX II Arria Arria 10 Arria 10 GT Arria 10 SoC Arria 10 SX Arria GX Arria GX Arria II Arria II GX Arria II GZ Arria V Arria V GT Arria V GX Arria V GZ Arria V SoC Arria V ST Arria V SX Cyclone Cyclone 10 GX Cyclone 10 LP Cyclone II Cyclone III Cyclone III LS Cyclone IV Cyclone IV E Cyclone IV GX Cyclone Series Cyclone V Cyclone V E Cyclone V GT Cyclone V GX Cyclone V SE Cyclone V SoC Cyclone V ST Cyclone V SX eASIC N2X eASIC N2XT eASIC N3X eASIC N3XS HardCopy HardCopy II HardCopy III HardCopy IV E HardCopy IV GX MAX 10 MAX 10 DF MAX II MAX V Stratix Stratix 10 Stratix 10 GX Stratix 10 MX Stratix 10 SX Stratix 10 TX Stratix GX Stratix II Stratix II GX Stratix III Stratix III E Stratix IV Stratix IV E Stratix IV GT Stratix IV GX Stratix V Stratix V E Stratix V GS Stratix V GT Stratix V GX	Artix-7 Artix-7 -2L Kintex UltraScale Kintex UltraScale+ Kintex-7 Kintex-7 -2L Spartan-3 Spartan-3 XA Spartan-3A Spartan-3A DSP Spartan-3A DSP XA Spartan-3A XA Spartan-3AN Spartan-3E Spartan-3E XA Spartan-6 Spartan-6 -1L Spartan-6 HXT Spartan-6 LX Spartan-6 LXT Spartan-6 XA Spartan-6 XC Spartan-7 Spartan-II Spartan-IIE UltraScale UltraScale+ Virtex UltraScale Virtex UltraScale+ Virtex-4 Virtex-4 FX Virtex-4 LX Virtex-4 SX Virtex-4 XA Virtex-5 Virtex-5 FX Virtex-5 FXT Virtex-5 LX Virtex-5 LXT Virtex-5 SX Virtex-5 SXT Virtex-5 TXT Virtex-6 Virtex-6 -1L Virtex-6 CXT Virtex-6 HXT Virtex-6 LX Virtex-6 LXT Virtex-6 SXT Virtex-6 XC Virtex-7 Virtex-7 -2G Virtex-7 -2L Virtex-7 HT Virtex-7 XT Virtex-7T Virtex-E Virtex-II Virtex-II Pro Zynq UltraScale+ MPSoC Zynq-7000	ispClock ispMACH 4000 LatticeEC/ECP LatticeECP2 LatticeECP2M LatticeECP3 LatticeECP5 LatticeSC LatticeSCM LatticeXP LatticeXP2 MachXO MachXO2 MachXO3 Platform Manager Power Manager II

New Silicon IP

• MIPI D-PHY Universal Tx / Rx v1.1 @1.5ghz Ultra Low Power for IoT & Wearables

  • Compliant with MIPI D-PHY Specification v2.5 with backwards compatibility for D-PHY v2.1, v1.2, and v1.1
  
   
  
  

• HDMI 2.1 Transmitter (TX) PHY IP for GF 12LP

  • HDMI 2.1 TX IP solution includes PHYs, controllers, verification IP
  • Compliant with the HDMI 2.1, 2.0, 1.4 and HDCP 2.2, 1.4 specifications
  
   
  
  

• 5MHz-35MHz Low Power Crystal Oscillator

  • 4MHz-35MHz Frequency range.
  • No external bias or limit resistors required.
  • Current optimization for best power at frequency.
  
   
  
  

• 12-Bit 1.2MS/s Single ADC With 5 Volt Input for Automotive Applications

  • TSMC 40nm ULP Embedded Flash Process
  • 2.5V and 1.1V Supplies
  • 5.0V or 3.3V Auxiliary Supply Voltage
  
   
  
  

• 55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process

  • 1K-Time Programmable (MTP)
  • > 10 years retention
  • Uses standard CMOS process with no additional masks
  
   
  
  

• Voltage Optimization Modules

  • Proven 28nm FDSOI implementation
  • Timing Fault Sensor
  • Timing Fault Ring
  
   
  
  

• 1 to 30 MHz Intermediate-Frequency Amplifier with Wide Gain Range

  • AMS SiGe BiCMOS 0.35um
  • Wide gain range (0…60 dB)
  • Low group delay time ripple vs. frequency and gain
  
   
  
  

• MIPI M-PHY Gear4 IP (Silicon Proven in UMC 28HPC+)

  • Compliant with M-PHY Spec 4.1, UniPro Spec 1.8, UFS Spec 3.0
  • Support HS-MODE Gear4(A/B) with data rate up to 11.6Gb/s, and backward compatible
  
   
  
  

• Super Inductor IP

  • High Inductor Q (10 to 50)
  • High Inductor Bandwidth (2.5Ghz to 50Ghz)
  • Stackable Design
  
   
  
  

• Bluetooth Controller

  • Integrates Bluetooth 5 Link Layer and/or IEEE 802.15.4 MAC
  • Shares resources (memory, combo fabric) for area optimization
  
   
  
  

• 14-Bit 12MHz Bandwidth Continuous Time Sigma Delta ADC on UMC 40nm

  • UMC 40nm LP Process
  • 1.1V Supply
  • Continuous-Time Sigma-Delta ADC
  
   
  
  

• 64-Bit RISC-V High Performance Processor

  • RISC-V RV64 I/M/A/C/F/D/P ISA supported
  • ECLIC（Enhanced Core Level Interrupt Controller）
  • 6-Stage Pipeline
  
   
  
  

Top Silicon IP

• 1

  Asynchronous Network on Chip IP

  • High performance interconnects, Ultra-low-latency and Deep pipelining
  
   
  
  
• 2

  Scalable Cache Coherency

  • Quasi-linear speedup with respect to the number of cores.
  • Area-efficient with a Coherency area impact <2% for 34 Mbyte caches for 96 cores
  
   
  
  
• 3

  PUF-based Hardware Root of Trust

  • PUF-based Unique ID
  • PUF-based True Random Number Generator
  • PUF-based Secure Key Storage
  
   
  
  

• 4

  RISC-V-based SoC template

  • Based on the picorv32 RISC-V CPU
  • (Re)programmable via UART
  
   
  
  
• 5

  Neural Network Processor for Intelligent Vision, Voice, Natural Language Processing

  • Highly efficent neural network inference processor
  • Scalable performance from less than 1 TOPS to 100s of TOPS
  
   
  
  
• 6

  Complete Neural Processor for Edge AI

  • Designed for Low-Power Neural Network Processing
  • Flexible Training Methods
  • Scalable Neuron Fabric
  
   
  
  

• 7

  250Mbps to 16Gbps Multiprotocol SerDes PMA

  • Very wide CDR range -- operates with data rates from 0.25Gbps to 12.7Gbps
  • Extremely low jitter suitable for Enterprise SerDes applications
  
   
  
  
• 8

  32G Multi Rate SerDes PHY - GlobalFoundries 22FDX

  • Line rates from 1.25 up to 32Gbps
  • PCIe up to Gen4.0
  • PIPE interface
  
   
  
  
• 9

  Fractional-N Frequency Synthesizer PLL (3nm - 180nm)

  • 1MHz up to 1.6GHz input frequency range
  • 1MHz up to 3.6GHz output frequency range
  • 24 bit fractional resolution
  
   
  
  

• 10

  Linux capable 64-bit RISC-V processor core with 7-stage pipeline

  • 64-bit RISC-V core
  • Linux capable
  • In-order 7-stage pipeline
  
   
  
  
• 11

  PHY IP for PCIe Express 4.0 in TSMC N6

  • Compliant with PCIe® 4.0, 3.1, 2.1, 1.1, and PIPE specifications
  • x1, x2, x4, x8, x16 lane configurations with bifurcation
  
   
  
  
• 12

  64-Bit RISC-V High Performance Processor

  • RISC-V RV64 I/M/A/C/F/D/P ISA supported
  • ECLIC（Enhanced Core Level Interrupt Controller）
  • 6-Stage Pipeline
  
   
  
  

¹ Top Silicon IP Over the Last Two Weeks (Last update: Jan. 17)

IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (8,000 products from more than 400 companies)

© 2020 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.