Industry Expert Blogs

RISC-V, the open-standard Instruction Set Architecture (ISA) conceived by UC Berkeley developers in 2010, is going from strength to strength.

The RISC in RISC-V stands for Reduced Instruction Set Computer, meaning it’s designed to simplify each individual instruction given to the computer.

As RISC-V is an open standard, anyone can implement, customize, and expand the ISA to suit their requirements. RISC-V isn’t the first open ISA: Several older RISC ISAs, including POWER and SPARC, have been released into the public domain as open source. The OpenRISC project has proved popular in academic and hobbyist circles, for example. Yet none have gained the industry-wide traction of RISC-V.

What’s So Great About RISC-V?

In a word: freedom. Whether you’re a pre-seed start-up, home hobbyist, or industry heavyweight, RISC-V offers a way to design and build a chip for your device, customized to contain everything you need and nothing you don’t.

Click here to read more ...