Design And Reuse, The Web's System-On-Chip Design Resource

	Feedback \| D&R Products \| Site Map \| Register \| MyD&R

Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore

Privacy Statement

Design And Reuse will not monitor or disclose any private e-mail message or address information unless required by law, regulation, court order, or legitimate administrative purpose. Any personally identifiable information that you provide will only be used by Design And Reuse, and certain business partners in order to provide you with a more customized and efficient service. You may receive program information and updates from Design And Reuse periodically. Upon request, Design And Reuse will remove users (and their information) from our database or permit them to "opt-out" of any further e-mail newsletters or contact.