LPDDR3/2 Combo PHY & Controller_TSMC
Note that all INNOSILICON PHY is pre-assembled with.lib, LEF and GDS so that it is very easy to integrate the PHY with any existing SoC floor plan. DDRn bus width can be from 4 bit to 72 bit or more. INNOSILICON is happy to pre-assemble each PHY for our customer so that integration becomes extremely easy.
The combo PHY solution includes DDRn controller and PHY, supporting LPDDR3/2. With configurable timing and driving strength parameters to interface to the wide variety of SDRAMs, the PHY is very flexible with advanced command capability to increase SDRAM operation efficiency.
View LPDDR3/2 Combo PHY & Controller_TSMC full description to...
- see the entire LPDDR3/2 Combo PHY & Controller_TSMC datasheet
- get in contact with LPDDR3/2 Combo PHY & Controller_TSMC Supplier