Fraunhofer IIS - Corepool<a href="/exit/?url=http://www.corepool.com">Fraunhofer IIS - CorePool</a> covers core components for ASIC and FPGA solutions. The cores are developed by <a href="/exit/?url=http://www.iis.fraunhofer.de/asic/digital/index.html "> Fraunhofer Institute for Integrated Circuits </a> (Fraunhofer IIS) in Erlangen/Germany, and by selected partners. Many years of know-how, experience, and the needs of our customers have influenced the methodology to develop these cores. Fraunhofer IIS also offers <a href="/exit/?url=http://www.iis.fraunhofer.de/asic/digital/competencies/design/index.html "> ASIC/FPGA design services </a> and <a href="/exit/?url=http://www.iis.fraunhofer.de/training/index.html "> training </a> on System C and SystemVerilog/VHDL design.
|
![]()
|
-
Search IP
- Categories
- Featured Products
-
News
- Categories
-
Latest News
-
Industry Articles
- Categories
-
Featured Articles
Guide to Choosing the Best LDO for Your Application
Monday Feb. 18, 2019Creating a custom processor with RISC-V
Monday Feb. 18, 2019A Guide on Logical Equivalence Checking - Flow, Challenges, and Benefits
Monday Feb. 11, 2019
-
Blogs
-
Industry Expert Blogs
The Complexity of Hardware Debugging - Part #1
CEVA's Experts blog - Ariel Hershkovitz, CevaGetting started with Arm Helium: The new vector extension for the M-Profile Architecture
arm Blogs - Simon Craske, Arm
-
Industry Expert Blogs
- Videos
- Slides
-
Events
- IP-SOC Days 2018 IP-SOC 2018 Archives