40nm Low Leakage VHS, Channel Length 50nm, RVT Logic Process Standard cell Library
View 40nm Low Leakage VHS, Channel Length 50nm, RVT Logic Process Standard cell Library full description to...
- see the entire 40nm Low Leakage VHS, Channel Length 50nm, RVT Logic Process Standard cell Library datasheet
- get in contact with 40nm Low Leakage VHS, Channel Length 50nm, RVT Logic Process Standard cell Library Supplier
Standard Cell
- DesignWare HPC Design Kit contains high-speed and high-density memory instances and standard cell libraries
- 10 track thick oxide standard cell library at TSMC 55 - low leakage and direct battery connection (operating voltages from 1.08 V to 3.63 V)
- 10 track thick oxide standard cell library at TSMC 65 - low leakage and direct battery connection (operating voltages from 1.08 V to 3.63 V)
- 9 track standard cell library at TSMC 55 nm
- 7 track Ultra High Density standard cell library at TSMC 28 nm
- 6 track Ultra High Density standard cell library at TSMC 55 nm