Differential Clock Receiver - TSMC CLN3P
designed for digital logic processes and use robust design techniques to work in noisy SoC environments,
ranging from high speed communication to low power consumer applications.
The Receiver macro is implemented in Analog Bits’ proprietary architecture that uses core and IO devices at
core voltage only. In order to minimize noise coupling and maximize ease of use, the Receiver incorporates
signal ESD structures and a power supply ESD structure.
View Differential Clock Receiver - TSMC CLN3P full description to...
- see the entire Differential Clock Receiver - TSMC CLN3P datasheet
- get in contact with Differential Clock Receiver - TSMC CLN3P Supplier