English
You are here:
FPD LVDS Display Interface - 1 & 2 Port LVDS Panels
The FPD LVDS Display Interface IP Core interfaces parallel 18-bit/24-bit RGB Pixel Data with display timing VSYNC, HSYNC, Data Enable, and Pixel Clock to a FPD LVDS compliant display panel via 3 or 4 LVDS Differential Data Pairs and 1 LVDS Differential Clock Pair.
View FPD LVDS Display Interface - 1 & 2 Port LVDS Panels full description to...
- see the entire FPD LVDS Display Interface - 1 & 2 Port LVDS Panels datasheet
- get in contact with FPD LVDS Display Interface - 1 & 2 Port LVDS Panels Supplier
Block Diagram of the FPD LVDS Display Interface - 1 & 2 Port LVDS Panels
FPD LVDS Display Interface IP
- LCD Host LVDS Interface, Dual Pixel 20-112Mhz (SVGA/QXGA)
- FPD-link, 30Bits Color LVDS Receiver, 150Mhz (SVGA/WXGA)
- Dual FPD-link, 30-Bits Color LVDS Receiver, 170Mhz (SVGA/FHD@120Hz) LVDS de-serializer 10:70 channel decompression with automatic de-skew
- Dual FPD-link, 30-Bit Color LVDS Transmitter, 40-170Mhz (Full-HD @120Hz) - with 2 independant links capability LVDS SerDes 70:10 channel compression
- FPD-link, 30-Bit Color LVDS Receiver, 40-170Mhz (Full-HDTV @60Hz) LVDS SerDes 5:35 channel decompression with deskew capability
- FPD-link, 30-Bit Color LVDS Receiver, 40-170Mhz (Full-HDTV @60Hz) LVDS SerDes 5:35 channel decompression with deskew capability