HBM3 PHY&Controller_Samsung
This document describes a general layout scheme and HBM3 controller connecting to Innosilicon combo PHY using a DFI digital interface. All interface timing is in 1X SDR clock domain. This Interface is flexible and can be converted to any customer desired format and timing sequence. The controller to PHY interface is running at single data rate (SDR) therefore read/write bus is double width.
View HBM3 PHY&Controller_Samsung full description to...
- see the entire HBM3 PHY&Controller_Samsung datasheet
- get in contact with HBM3 PHY&Controller_Samsung Supplier